
Figure 24.13
PSL2 Register, PSL3 Register
b7
0
1
0
b6 b5 b4
b1
b2
b3
Symbol
PSL2
Address
03B6h
After Reset
00X0 0000b
b0
Function
Bit Symbol
Bit Name
RW
(b5)
Reserved bits
RW
(b4-b3)
Reserved bits
(b7-b6)
Function Select Register B2
Port P8_1 output peripheral
function select bit
PSL2_1
RW
Port P8_2 output peripheral
function select bit
RW
PSL2_2
0: TA4OUT output
1: U output
Port P8_0 output peripheral
function select bit
PSL2_0
RW
0: U output
1: Select by the PSC2_1 bit
0: Do not set to this value
1: Select by the PSC2_2 bit
Set to 0
Nothing is assigned. If necessary, set to 0.
When read, the content is undefined
Set to 0
b7
0
b6 b5 b4
b1
b2
b3
Symbol
PSL3
Address
03B7h
After Reset
00h
b0
Function
Bit Symbol
Bit Name
RW
PSL3_5
PSL3_7
Port P9_3 output peripheral
function select bit(1)
Port P9_7 output peripheral
function select bit
RW
PSL3_4
RW
PSL3_3
Port P9_5 output peripheral
function select bit(1)
Port P9_6 output peripheral
function select bit(1)
PSL3_6
Function Select Register B3
Port P9_4 output peripheral
function select bit(1)
Port P9_1 output peripheral
function select bit
PSL3_1
RW
Port P9_2 output peripheral
function select bit
RW
PSL3_2
0: CLK3 output
1: Do not set to this value
Port P9_0 output peripheral
function select bit
PSL3_0
RW
0: SCL3 output
1: STXD3 output
0: TXD3 output/SDA3 output
1: Do not set to this value
0: Except DA0 output
1: DA0 output
0: Except ANEX0 input
1: ANEX0 input
0: Except ANEX1 input
1: ANEX1 input
0: SCL4 output
1: STXD4 output
NOTE:
1. Although DA0, DA1, ANEX0, and ANEX1 can be used when the PSL3_i bit (i = 3 to 6) is set to 0, power consumption may
increase.
0: Except DA1 output
1: DA1 output