
10. Interrupts
Figure 10.6
RLVL Register
10.6.2.3
Bits RLVL2 to RLVL0
details.
b7 b6 b5 b4
b1
b2
b3
Symbol
RLVL
Address
009Fh
After Reset
XXXX 0000b
b0
Function
Bit Symbol
Bit Name
RW
Exit Priority Register
RW
RLVL0
Stop/wait mode exit
minimum interrupt priority
level control bits(1)
RLVL1
RLVL2
b2 b1 b0
0 0 0: Level 0
0 0 1: Level 1
0 1 0: Level 2
0 1 1: Level 3
1 0 0: Level 4
1 0 1: Level 5
1 1 0: Level 6
1 1 1: Level 7
FSIT
DMAII
High-speed interrupt select bit(2)
DMAC II select bit(4)
0: Interrupt priority level 7 is used for interrupt
1: Interrupt priority level 7 is used for DMA II
transfer (3)
0: Interrupt priority level 7 is used for normal
interrupt
1: Interrupt priority level 7 is used for
high-speed interrupt
(b7-b6)
Nothing is assigned. If necessary, set to 0.
When read, the content is undefined
NOTES:
1. The MCU exits stop or wait mode when the priority level of a requesting interrupt is higher than the level set with bits RLVL2 to
RLVL0. Set the RLVL2 to RLVL0 bits to the same value as IPL in the FLG register.
2. When the FSIT bit is set to 1, the interrupt, whose priority level is set to 7, becomes the high-speed interrupt. Only one interrupt
can have the priority level 7. Set the DMAII bit to 0.
3. Set bits ILVL2 to ILVL0 in the interrupt control register after setting the DMAII bit to 1. Do not change the DMAII bit setting to 0
after setting the DMAII bit to 1. To set the DMAII bit to 1, set the FSIT bit to 0.
4. The DMAII bit is undefined after reset. To use interrupt priority level 7 for an interrupt, set it to 0 before setting the interrupt
control register.
(b4)
Nothing is assigned. If necessary, set to 0.
When read, the content is undefined