
27. Usage Notes
Rev.1.00
27.7.3
INT Interrupt
Edge Sensitive
Each of “H” and “L” widths of signals applied to pins INT0 to INT8 must be 250 ns or more regardless of the
BCLK.
Level Sensitive
Each of “H” and “L” widths of signals applied to pins INT0 to INT8 must be 1 BCLK clock + 200 ns or more.
For example, each of “H” and “L” widths must be 234 ns or more if BCLK is 30 MHz.
The IR bit in the INTiIC register (i = 0 to 5) may become 1 (interrupt requested) when the polarity settings of
pins INT0 to INT5 are changed. Set the IR bit to 0 (interrupt not requested) after the polarity setting is changed.
Figure 27.3 shows an example of the switching procedure for an INTi interrupt source (i = 0 to 5).
Figure 27.3
Switching Procedure for INTi (i = 0 to 5) Interrupt Source
Start
Set the POL bit in the INTiIC register
Set the LVS bit in the INTiIC register to 0
Set the IFSRi bit in the IFSR register
Set bits ILVL2 to ILVL0 in the INTiIC register to 000b
Interrupt disabled
Select polarity (Set to 0 when both edge is selected)
Select edge sensitive
Select either one edge or both edge
Set the IR bit in the INTiIC register to 0
Clear the IR bit
End
< Procedure to set to Edge Sensitive >
< Procedure to set to Level Sensitive >
i = 0 to 5
Start
Set the POL bit in the INTiIC register
Set the LVS bit in the INTiIC register to 1
Set the IFSRi bit in the IFSR register to 0
Set bits ILVL2 to ILVL0 in the INTiIC register to 000b
Interrupt disabled
Select polarity
Select level sensitive
Select one edge
End
Set bits ILVL2 to ILVL0 in the INTiIC register
Interrupt enabled
Set the IR bit in the INTiIC register to 0
Clear the IR bit
Set bits ILVL2 to ILVL0 in the INTiIC register
Interrupt enabled