
17. A/D Converter
Figure 17.5
AD0CON3 Register
b7
0
b6 b5 b4
b1
b2
b3
A/D0 Control Register 3(1, 2)
Symbol
AD0CON3
Address
0395h
Bit Symbol
RW
DUS
After Reset
XXXX X000b
RW
NOTES:
1. If the AD0CON3 register is rewritten during A/D conversion, the conversion result will be incorrect.
2. The AD0CON3 register returns an incorrect value if read during A/D conversion. It must be read or written after the A/D converter
stops operating.
3. When the MSS bit is set to 1, set the DUS bit to 1.
4. When the DUS bit is set to 1, the AD00 register stores all A/D conversion results.
5. When the DUS bit is set to 1, set DMAC.
6. When the MSS bit is set to 1;
-set bits SCAN1 and SCAN0 in the AD0CON1 register to 11b (Ani_0 to Ani_7)
-set the MD2 bit in the AD0CON1 register to 0 (other than repeat sweep mode 1)
-set bits APS1 and APS0 in the AD0CON2 register to 01b (AN15_0 to AN15_7)
-set bits OPA1 and OPA0 in the AD0CON1 register to 00b (ANEX0 and ANEX1 not used)
7. Refer to the notes for the CKS0 bit in the AD0CON0 register.
8. Bits MSF1 and MSF0 are enabled when the MSS bit is set to 1. When the MSS bit is set to 0, the bits return an undefined value
when read.
b0
MSS
RW
RO
CKS2
MSF0
MSF1
RW
RO
(b7-b5)
Bit Name
Multi-port sweep status flags(8)
Function
b4 b3
0 0: AN_0 to AN_7
0 1: AN15_0 to AN15_7
1 0: AN0_0 to AN0_7
1 1: AN2_0 to AN2_7
Reserved bits
Set to 0.
When read, the content is undefined
Multi-port sweep mode
select bit
DMAC operating mode
select bit(3)
0: Multi-port sweep mode disabled
1: Multi-port sweep mode enabled(3, 6)
0: DMAC operating mode disabled
1: DMAC operating mode enabled(4, 5)
Frequency select bit
(Note 7)