
Figure 24.24
PCR Register, IPS Register
Reserved bits
b7
0
b6 b5 b4
b1
b2
b3
Symbol
PCR
Address
03FFh
After Reset
XXXX X000b
b0
Function
Bit Symbol
Bit Name
RW
(b7-b3)
RW
Port Control Register
0: CMOS output
1: N-channel open drain output(2)
Port P1 control bit(1)
PCR0
RW
Nothing is assigned. If necessary, set to 0.
When read, the content is undefined.
b7
0
b6 b5 b4
b1
b2
b3
Symbol
IPS
Address
0178h
After Reset
00h
b0
Function
Bit Symbol
Bit Name
RW
Port P15 input peripheral
function select bit(1)
RW
IPS3
Input Function Select Register
IPS1
RW
IPS2
Assigns input pins of IIO0_1 and IIO0_2 to the
following ports
0: P7_6, P7_7, P8_0
1: Select by the IPSC_0 bit
Group 0
input pin select bit 0
IPS0
RW
Assigns input pins of IIO1_0, IIO1_1, IIO1_2,
IIO1_3, IIO1_4, IIO1_5, IIO1_6 and IIO1_7 to
the following ports.
0: P7_3, P7_4, P7_5, P7_6, P7_7, P8_1, P7_0,
P7_1
1: Select by the IPSC_1 bit
0: Except AN15 input(2)
1: AN15 input
NOTES:
1. Set the IPS2 bit to 0 in the 100-pin package.
2. Although AN15_0 to AN15_7 can be used in the 144-pin package when the IPS2 bit is set to 0, power consumption may
increase.
(b2-b1)
Set to 0
RW
Reserved bits
(b7-b4)
Set to 0
NOTES:
1. Set the PCR0 bit to 0 when port P1 operates as a data bus in memory expansion mode. To use port P1 as an I/O port, CMOS or
N-channel open drain output can be selected.
2. This function is designed to make pseudo open drain by turning off P channel in the CMOS port . Therefore, the absolute
maximum rating of the input voltage is from -0.3 V to VCC + 0.3 V.
0: P7_7
1: P8_3
Group 1
input pin select bit 1
CAN0IN function pin select bit