
21. Intelligent I/O
Figure 21.1
Intelligent I/O Block Diagram
Ch0 to Ch7
interrupt request
signal
i = 0, 1
BTS: Bit in the GiBCR1 register
DIV4 to DIV0, BCK1 to BCK0: Bits in the GiBCR0 register
CTS1 and CTS0, DF1 and DF0, GT, PR: Bits in registers GiTMCR0 to GiTMCR7
Two phase
pulse input
BCK1, BCK0
11
f1
10
Divider
2(n + 1)
BTS
Reset signal from the INTi pin
Reset
Reset signal by matching the base timer with the GiPO0 register
Goup i base timer reset
DIV4 to DIV0
fBTi
GiTM0, GiPO0
registers(1)
Digital
filter
IIOi_0 (input)
DF1, DF0
10: fBTi
11: f1
Edge
select
CTS1, CTS0
PWM
output
IIOi_0 (output)
IIOi_1 (output)
00
PR
Prescaler function
GT
0
1
Gate function
0
1
IIOi_1 (input)
GiTM1, GiPO1
registers(1)
Digital
filter
DF1, DF0
10: fBTi
11: f1
Edge
select
CTS1, CTS0
00
GiTM2, GiPO2
registers(1)
Digital
filter
IIOi_2 (input)
DF1, DF0
10: fBTi
11: f1
Edge
select
CTS1, CTS0
PWM
output
IIOi_2 (output)
IIOi_3 (output)
00
IIOi_3 (input)
GiTM3, GiPO3
registers(1)
Digital
filter
DF1, DF0
10: fBTi
11: f1
Edge
select
CTS1, CTS0
00
GiTM4, GiPO4
registers(1)
Digital
filter
IIOi_4 (input)
DF1, DF0
10: fBTi
11: f1
Edge
select
CTS1, CTS0
PWM
output
IIOi_4 (output)
IIOi_5 (output)
00
IIOi_5 (input)
GiTM5, GiPO5
registers(1)
Digital
filter
DF1, DF0
10: fBTi
11: f1
Edge
select
CTS1, CTS0
00
GiTM6, GiPO6
registers(1)
IIOi_6 (output)
Digital
filter
10: fBTi
11: f1
Edge
select
00
IIOi_6 (input)
PR
Prescaler function
GT
0
1
Gate function
0
1
GiTM7, GiPO7
registers(1)
IIOi_7(出力)
Digital
filter
10: fBTi
11: f1
Edge
select
00
IIOi_7(入力)
PWM
output
CTS1, CTS0
DF1, DF0
CTS1, CTS0
DF1, DF0
Base timer
Note:
1. Each register is placed in a reset state after the GiBCR0 register is set to supply the clock.