- 您现在的位置：买卖IC网 > PDF目录189003 > NAND08GW3B2CZL1F (NUMONYX) 1G X 8 FLASH 3V PROM, 25000 ns, PBGA52 PDF资料下载
参数资料
| 型号： | NAND08GW3B2CZL1F |
| 厂商： | NUMONYX |
| 元件分类： | PROM |
| 英文描述： | 1G X 8 FLASH 3V PROM, 25000 ns, PBGA52 |
| 封装： | 12 X 17 MM, 1 MM PITCH, LEAD FREE, LGA-52 |
| 文件页数： | 32/72页 |
| 文件大小： | 1919K |
| 代理商： | NAND08GW3B2CZL1F |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页当前第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页
Device operations
NAND04G-B2D, NAND08G-BxC
6.12
Read status enhanced
In NAND flash devices with multiplane architecture, it is possible to independently read the
status register of a single plane using the Read Status Enhanced command. If the error bit
of the status register, SR0, reports an error during or after a multiplane operation, the Read
Status Enhanced command is used to know which of the two planes contains the page that
failed the operation. Three address cycles are required to address the selected block and
page (A12-A28 for x8 devices and A11-A27 for x16 devices).
The output of the Read Status Enhanced command has the same coding as the Read
enhanced waveform.
6.13
Read EDC status register
The devices contain an EDC status register, which provides information on the errors that
occurred during the read cycles of the copy back and multiplane copy back operations. In
the case of multiplane copy back program, it is not possible to distinguish which of the two
read operations caused the error.
The EDCS status register is read by issuing the Read EDC Status Register command.
After issuing the Read EDC Status Register command, a read cycle outputs the content of
the EDC status register to the I/O pins on the falling edge of Chip Enable or Read Enable
signals, whichever occurs last. The operation is similar to Read Status Register command.
Table 15: EDC status register bits summarizes the EDC status register bits. See Figure 30
for a description of Read EDC Status Register waveforms.
Table 15.
EDC status register bits
Bit
Name
Logic level
Definition
0
Pass/fail
‘1’
Copy back or multiplane copy back
operation failed
‘0’
Copy back or multiplane copy back
operation succeeded
1
EDC status
‘1’
Error
‘0’
No error
2
EDC validity
‘1’
Valid
‘0’
Invalid
3
Reserved
‘don’t care’
–
4
Reserved
‘don’t care’
–
5
Ready/busy(1)
1.
See Table 14: Status register bits for a description of SR5 and SR6 bits.
‘1’
Ready
‘0’
Busy
6
Ready/busy(1)
‘1’
Ready
‘0’
Busy
7
Write protect
‘1’
Not protected
‘0’
Protected
相关PDF资料 |
PDF描述 |
|---|---|
| NAND128W3A2BV6E | 16M X 8 FLASH 3V PROM, 12000 ns, PDSO48 |
| NAND512R3A2CV6E | 64M X 8 FLASH 1.8V PROM, 15000 ns, PDSO48 |
| NAND128W4A2CZA6E | 8M X 16 FLASH 3V PROM, 35 ns, PBGA55 |
| NAND128R4A2BZA6E | 8M X 16 FLASH 1.8V PROM, 35 ns, PBGA55 |
| NAND256R4A0DN6T | 16M X 16 FLASH 1.8V PROM, 15000 ns, PDSO48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| NAND08GW3B4BN6E | 制造商:Micron Technology Inc 功能描述:NAND - Trays |
| NAND08GW3B4BN6F | 制造商:Micron Technology Inc 功能描述:NAND - Tape and Reel |
| NAND08GW3B4CN1F | 制造商:Micron Technology Inc 功能描述:NAND - Trays |
| NAND08GW3B4CZL6E | 制造商:Micron Technology Inc 功能描述:NAND - Trays |
| NAND08GW3C2AE01 | 功能描述:闪存 NAND & S.MEDIA FLASH RoHS:否 制造商:ON Semiconductor 数据总线宽度:1 bit 存储类型:Flash 存储容量:2 MB 结构:256 K x 8 定时类型: 接口类型:SPI 访问时间: 电源电压-最大:3.6 V 电源电压-最小:2.3 V 最大工作电流:15 mA 工作温度:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体: 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。