![](http://datasheet.mmic.net.cn/160000/OR4E041BA352-DB_datasheet_9580481/OR4E041BA352-DB_89.png)
Lattice Semiconductor
89
Data Sheet
September, 2002
ORCA Series 4 FPGAs
TimingCharacteristics(continued)
Table54.EdgeCLK(ECLK)Setup/HoldTimewithouton-chipPLLs(Pin-to-Pin)
OR4Exxx industrial: VDD15 = 1.425 V to 1.575 V, VDD33 = 3.0 V to 3.6 V, VDDIO = 3.0 V to 3.6 V, –40 °C
< TJ
< +85 °C.
Notes:
1. Thepin-to-pintimingparametersinthistablewillmatchORCAFoundryiftheclockdelaymultiplierinthesetuppreferenceissetto0.95for
setuptimeand1.05forholdtime.
2. Timingiswithouttheuseofthephase-lockedloops(PLLs)orPIOinputFFcyclestealingdelays(whichcanprovidereductionsinsetuptime
attheexpenseofholdtime).
3. Thissetup/holdtimeisforafullyroutedclocktreethatusestheEdgeClocknetwork.ItincludesboththeLVTTL(3.3V)inputclockbuffer
delay,theclockroutingtothePIOCLKinput,thesetup/holdtimeofthePIOFF(withthedatainputdelaydisabled)andtheLVTTL(3.3V)
inputdatabuffertoPIOFFdelay.Edgeclockscanonlybeconnectedtoonepinorpin-pairperPIC,thoseendingintheletterCforsingled-
endedandthoseendinginCandDfordifferentialinputs.Seethepinoutsectionformoredetails.
4. FortimingimprovementsusingotherI/Obuffertypesfortheinputclockbufferorinputdatabuffer,see
Table45.5. TheORT8850HFPSChasslightlyreducedperformancefromthevaluesinthistable.ORCAFoundrywillreporttheactualdelayvaluesforall
devices,includingtheORT8850Hinthisarrangement.
5-4847(F).b
Figure51.InputtoEdgeCLKSetup/HoldTime
Description
Device
Speed
Unit
-1
-2
-3
Min
Max
Min
Max
Min
Max
Input to ECLK Setup Time (Input within 6
PICs of ECLK input), Fast Capture Enabled
All
1.13
—
1.17
—
1.08
—
ns
Input to ECLK Setup Time (Input within 6
PICs of ECLK input), Fast Input Enabled
All
0.00
—
0.00
—
0.00
—
ns
Reduced Setup Time per each extra 6 PICs
per clock route direction.
All
0.36
—
0.38
—
0.34
—
ns
Input to ECLK Hold Time (Input within 6 PICs
of ECLK input), Fast Capture Enabled
All
0.00
—
0.00
—
0.00
—
ns
Input to ECLK Hold Time (Input within 6 PICs
of ECLK input), Fast Input Enabled
All
2.68
—
2.65
—
2.40
—
ns
Additional Hold Time per each extra 6 PICs
per clock route direction.
All
0.36
—
0.38
—
0.34
—
ns
Input Delay Adjustments from PIO Cycle
Stealing (typically used to reduce setup time
by the min value shown):
One Delay Cell
Two Delay Cells
Three Delay Cells
ICYCDEL1
ICYCDEL2
ICYCDEL3
—
0.89
1.64
2.43
—
0.70
1.29
1.98
—
0.64
1.18
1.80
ns
Q
D
ECLK
INPUT
PIOFF