参数资料
型号: RJ80530LZ001512
厂商: INTEL CORP
元件分类: 微控制器/微处理器
英文描述: 32-BIT, 1000 MHz, MICROPROCESSOR, CPGA478
封装: MICRO, FCPGA-478
文件页数: 16/96页
文件大小: 2018K
代理商: RJ80530LZ001512
Electrical Specifications
R
Mobile Intel
Pentium III Processor-M Datasheet
23
3.1.2
Test Access Port (TAP) Connection
The TAP interface is an implementation of the IEEE 1149.1 (“JTAG”) standard. Due to the voltage
levels supported by the TAP interface, Intel recommends that the Mobile Intel Pentium III Processor-M
and the other 1.5-V JTAG specification compliant devices be last in the JTAG chain after any devices
with 3.3-V or 5.0-V JTAG interfaces within the system. A translation buffer should be used to reduce
the TDO output voltage of the last 3.3/5.0 V device down to the 1.5-V range that the Mobile Intel
Pentium III Processor-M can tolerate. Multiple copies of TMS and TRST# must be provided, one for
each voltage level.
A Debug Port and connector may be placed at the start and end of the JTAG chain containing the
processor, with TDI to the first component coming from the Debug Port and TDO from the last
component going to the Debug Port. There are no requirements for placing the Mobile Intel Pentium III
Processor-M in the JTAG chain, except for those that are dictated by voltage requirements of the TAP
signals.
3.1.3
Catastrophic Thermal Protection
The Mobile Intel Pentium III Processor-M does not support catastrophic thermal protection or the
THERMTRIP# signal. An external thermal sensor must be used to protect the processor and the system
against excessive temperatures. If the external thermal sensor detects a processor junction temperature
of 101
°C (maximum), both the VCC and VCCT supplies to the processor must be reduced to at least 50%
of the nominal values within 500 ms, and Intel recommends turning them off completely within 1
second to prevent damage to the processor. Processor temperature must be monitored in all states
including low power states.
3.1.4
Unused Signals
All signals named NC must be unconnected. Unused AGTL inputs, outputs and bi-directional signals
should be unconnected. Unused CMOS active low inputs should be connected to 1.5 V and unused
active high inputs should be connected to VSS. Unused Open-drain outputs should be unconnected.
When tying any signal to power or ground, a resistor will allow for system testability. For unused
signals, Intel suggests that 1.5-k
resistors are used for pull-ups and 1.0-k resistors are used for pull-
downs.
PICCLK must be driven with a clock that meets specification and the PICD[1:0] signals must be pulled
up separately to 1.5 V with 150-
resistors, even if the local APIC is not used.
If the TAP signals are not used then the inputs should be pulled to ground with 1-k
resistors and
TDO should be left unconnected.
3.1.5
Signal State in Low-power States
3.1.5.1
System Bus Signals
All of the system bus signals have AGTL input, output, or input/output drivers. Except when servicing
snoops, the system bus signals are tri-stated and pulled up by the termination resistors. Snoops are not
permitted in the Deep Sleep and Deeper Sleep states.
相关PDF资料
PDF描述
RH80530GZ012512 32-BIT, 1266 MHz, MICROPROCESSOR, CPGA478
RH80530NZ006256 32-BIT, 1133 MHz, MICROPROCESSOR, CPGA478
RJ80530VZ733256 32-BIT, 733 MHz, MICROPROCESSOR, PBGA479
RH80530NZ001256 32-BIT, 1000 MHz, MICROPROCESSOR, CPGA478
RJ80530VY700256 32-BIT, 700 MHz, MICROPROCESSOR, PBGA479
相关代理商/技术参数
参数描述
RJ80530LZ733512 制造商:Rochester Electronics LLC 功能描述:- Bulk
RJ80530LZ733512S L5QS 制造商:Intel 功能描述:MPU Pentium? III Processor 64-Bit 0.13um 733MHz 479-Pin uFCBGA
RJ80530LZ866512 制造商:Rochester Electronics LLC 功能描述:- Bulk
RJ80530LZ933512 制造商:Rochester Electronics LLC 功能描述:- Bulk
RJ80530LZ933512S L68W 制造商:Intel 功能描述:MPU Pentium? III Processor-M 64-Bit 0.13um 933MHz 479-Pin uFCBGA