- 您现在的位置：买卖IC网 > PDF目录69321 > RJ80530LZ001512 (INTEL CORP) 32-BIT, 1000 MHz, MICROPROCESSOR, CPGA478 PDF资料下载
参数资料
| 型号： | RJ80530LZ001512 |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 1000 MHz, MICROPROCESSOR, CPGA478 |
| 封装： | MICRO, FCPGA-478 |
| 文件页数： | 82/96页 |
| 文件大小： | 2018K |
| 代理商： | RJ80530LZ001512 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页当前第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页
Processor Interface
R
Mobile Intel
Pentium III Processor-M Datasheet
83
DRDY# (I/O - AGTL)
The DRDY# (Data Ready) signal is asserted by the data driver on each data transfer, indicating valid
data on the data bus. In a multi-cycle data transfer, DRDY# can be deasserted to insert idle clocks.
This signal must be connected to the appropriate pins/balls on both agents on the system bus.
DPSLP# (I - 1.5 V Tolerant)
The DPSLP# (Deep Sleep) signal, when asserted in the Quick Start state, causes the processor to enter
the Deep Sleep state. In order to return to the Quick Start state BCLK, BCLK# must be running and
the DPSLP# pin must be deasserted.
EDGCTRLP (I-Analog)
The EDGCTRLP (Edge Rate Control) signal is used to configure the edge rate of the AGTL output
buffers. Connect the signal to VSS with a 110-, 1% resistor.
FERR# (O - 1.5 V Tolerant Open-drain)
The FERR# (Floating-point Error) signal is asserted when the processor detects an unmasked floating-
point error. FERR# is similar to the ERROR# signal on the Intel 387 coprocessor, and it is included for
compatibility with systems using DOS-type floating-point error reporting.
FLUSH# (I - 1.5 V Tolerant)
When the FLUSH# (Flush) input signal is asserted, the processor writes back all internal cache lines in
the Modified state and invalidates all internal cache lines. At the completion of a flush operation, the
processor issues a Flush Acknowledge transaction. The processor stops caching any new data while the
FLUSH# signal remains asserted.
On the active-to-inactive transition of RESET#, each processor bus agent samples FLUSH# to
determine its power-on configuration.
GHI# (I - 1.25 V)
The GHI# signal controls the selection of the operating mode bus ratio in a Mobile Intel Pentium III
Processor-M. This signal is latched on exit from the Deep Sleep state and determines which of two bus
ratios is selected for operation. This signal is ignored when the processor is not in the Deep Sleep state.
This signal has an on-die pull-up to VCCT and should be driven with an Open-drain driver with no
external pull-up.
HIT# (I/O - AGTL), HITM# (I/O - AGTL)
The HIT# (Snoop Hit) and HITM# (Hit Modified) signals convey transaction snoop operation results,
and must be connected to the appropriate pins/balls on both agents on the system bus. Either bus agent
can assert both HIT# and HITM# together to indicate that it requires a snoop stall, which can be
continued by reasserting HIT# and HITM# together.
相关PDF资料 |
PDF描述 |
|---|---|
| RH80530GZ012512 | 32-BIT, 1266 MHz, MICROPROCESSOR, CPGA478 |
| RH80530NZ006256 | 32-BIT, 1133 MHz, MICROPROCESSOR, CPGA478 |
| RJ80530VZ733256 | 32-BIT, 733 MHz, MICROPROCESSOR, PBGA479 |
| RH80530NZ001256 | 32-BIT, 1000 MHz, MICROPROCESSOR, CPGA478 |
| RJ80530VY700256 | 32-BIT, 700 MHz, MICROPROCESSOR, PBGA479 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| RJ80530LZ733512 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| RJ80530LZ733512S L5QS | 制造商:Intel 功能描述:MPU Pentium? III Processor 64-Bit 0.13um 733MHz 479-Pin uFCBGA |
| RJ80530LZ866512 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| RJ80530LZ933512 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| RJ80530LZ933512S L68W | 制造商:Intel 功能描述:MPU Pentium? III Processor-M 64-Bit 0.13um 933MHz 479-Pin uFCBGA |
发布紧急采购，3分钟左右您将得到回复。