Mobile Intel Pentium III Processor-M Features
R
Mobile Intel
Pentium III Processor-M Datasheet
15
2.1.5
Deeper Sleep State
The Deeper Sleep State is a new low power state on the Mobile Intel Pentium III Processor-M. It is
functionally identical to the Deep Sleep State but at a lower voltage. More details are provided in
Section 2.2.7.
2.1.6
Signal Differences Between the Mobile Pentium III
Processor (in BGA2 and Micro-PGA2 Packages) and
the Mobile Intel Pentium III Processor-M
A list of new and changed signals is shown in Table 1.
Table 1. New and Revised Mobile Intel Pentium III Processor-M Signals
Signals
Function
BCLK, BCLK#
Differential host clk signals.
CLKREF
Host Clock reference signal in Single Ended Clocking mode.
BSEL[1:0]
Signals are output only instead of I/O. Please refer to the Appendix for details.
DPSLP#
Deep Sleep pin (replaces SLP# pin on the Pentium III processor).
NCTRL
AGTL output buffer pull down impedance control.
VID[4:0]
Voltage Identification (different implementation from Pentium III processor). Please refer to
Section 3.2.3 for details.
VTTPWRGD
Power Good signal for VCCT, which indicates that, the VID signals are stable. Please refer to
Figure 3 for VTTPWRGD system level connections.
2.2
Power Management
2.2.1
Clock Control Architecture
The Mobile Pentium III Processor-M clock control architecture (Figure 1) has been optimized for
leading edge mobile computer designs. The clock control architecture consists of six different clock
states: Normal, Auto Halt, Quick Start, HALT/Grant Snoop, Deep Sleep, and Deeper Sleep states. The
Auto Halt state provides a low-power clock state that can be controlled through the software execution
of the HLT instruction. The Quick Start state provides a very low power and low exit latency clock
state that can be used for hardware controlled “idle” computer states. The Deep Sleep and Deeper
Sleep states provide extremely low-power states that can be used for “Power-On-Suspend” computer
states, which is an alternative to shutting off the processor’s power. The exit latency of the Deep Sleep
state is 30
sec in the Mobile Pentium III Processor-M. Performing state transitions not shown in
Figure 1 is neither recommended nor supported. Table 2 provides the clock state characteristics, which
are described in detail in the following sections.
2.2.2
Normal State
The Normal state of the processor is the normal operating mode where the processor’s core clock is
running and the processor is actively executing instructions.