- 您现在的位置：买卖IC网 > PDF目录69321 > RJ80530LZ001512 (INTEL CORP) 32-BIT, 1000 MHz, MICROPROCESSOR, CPGA478 PDF资料下载
参数资料
| 型号： | RJ80530LZ001512 |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 1000 MHz, MICROPROCESSOR, CPGA478 |
| 封装： | MICRO, FCPGA-478 |
| 文件页数： | 83/96页 |
| 文件大小： | 2018K |
| 代理商： | RJ80530LZ001512 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页当前第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页
Processor Interface
R
84
Mobile Intel
Pentium III Processor-M Datasheet
IERR# (O - 1.5 V Tolerant Open-drain)
The IERR# (Internal Error) signal is asserted by the processor as the result of an internal error.
Assertion of IERR# is usually accompanied by a SHUTDOWN transaction on the system bus. This
transaction may optionally be converted to an external error signal (e.g., NMI) by system logic. The
processor will keep IERR# asserted until it is handled in software or with the assertion of RESET#,
BINIT, or INIT#.
IGNNE# (I - 1.5 V Tolerant)
The IGNNE# (Ignore Numeric Error) signal is asserted to force the processor to ignore a numeric error
and continue to execute non-control floating-point instructions. If IGNNE# is deasserted, the processor
freezes on a non-control floating-point instruction if a previous instruction caused an error. IGNNE#
has no affect when the NE bit in control register 0 (CR0) is set.
INIT# (I - 1.5 V Tolerant)
The INIT# (Initialization) signal is asserted to reset integer registers inside the processor without
affecting the internal (L1 or L2) caches or the floating-point registers. The processor begins execution
at the power-on reset vector configured during power-on configuration. The processor continues to
handle snoop requests during INIT# assertion. INIT# is an asynchronous input.
If INIT# is sampled active on RESET#'s active-to-inactive transition, then the processor executes its
built-in self test (BIST).
INTR (I - 1.5 V Tolerant)
The INTR (Interrupt) signal indicates that an external interrupt has been generated. INTR becomes the
LINT0 signal when the APIC is enabled. The interrupt is maskable using the IF bit in the EFLAGS
register. If the IF bit is set, the processor vectors to the interrupt handler after completing the current
instruction execution. Upon recognizing the interrupt request, the processor issues a single Interrupt
Acknowledge (INTA) bus transaction. INTR must remain active until the INTA bus transaction to
guarantee its recognition.
LINT[1:0] (I - 1.5 V Tolerant)
The LINT[1:0] (Local APIC Interrupt) signals must be connected to the appropriate pins/balls of all
APIC bus agents, including the processor and the system logic or I/O APIC component. When APIC is
disabled, the LINT0 signal becomes INTR, a maskable interrupt request signal, and LINT1 becomes
NMI, a non-maskable interrupt. INTR and NMI are backward compatible with the same signals for the
Pentium processor. Both signals are asynchronous inputs.
Both of these signals must be software configured by programming the APIC register space to be used
either as NMI/INTR or LINT[1:0] in the BIOS. If the APIC is enabled at reset, then LINT[1:0] is the
default configuration.
LOCK# (I/O - AGTL)
The LOCK# (Lock) signal indicates to the system that a sequence of transactions must occur
atomically. This signal must be connected to the appropriate pins/balls on both agents on the system
bus. For a locked sequence of transactions, LOCK# is asserted from the beginning of the first
transaction through the end of the last transaction.
相关PDF资料 |
PDF描述 |
|---|---|
| RH80530GZ012512 | 32-BIT, 1266 MHz, MICROPROCESSOR, CPGA478 |
| RH80530NZ006256 | 32-BIT, 1133 MHz, MICROPROCESSOR, CPGA478 |
| RJ80530VZ733256 | 32-BIT, 733 MHz, MICROPROCESSOR, PBGA479 |
| RH80530NZ001256 | 32-BIT, 1000 MHz, MICROPROCESSOR, CPGA478 |
| RJ80530VY700256 | 32-BIT, 700 MHz, MICROPROCESSOR, PBGA479 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| RJ80530LZ733512 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| RJ80530LZ733512S L5QS | 制造商:Intel 功能描述:MPU Pentium? III Processor 64-Bit 0.13um 733MHz 479-Pin uFCBGA |
| RJ80530LZ866512 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| RJ80530LZ933512 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| RJ80530LZ933512S L68W | 制造商:Intel 功能描述:MPU Pentium? III Processor-M 64-Bit 0.13um 933MHz 479-Pin uFCBGA |
发布紧急采购，3分钟左右您将得到回复。