- 您现在的位置：买卖IC网 > PDF目录98081 > SII3531ACNU PCI BUS CONTROLLER, QCC48 PDF资料下载
参数资料
| 型号： | SII3531ACNU |
| 元件分类： | 总线控制器 |
| 英文描述： | PCI BUS CONTROLLER, QCC48 |
| 封装： | 7 X 7 MM, 0.40 MM PITCH, LEAD FREE, QFN-48 |
| 文件页数： | 14/81页 |
| 文件大小： | 532K |
| 代理商： | SII3531ACNU |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页
PCI Express to Serial ATA Controller
Data Sheet
Silicon Image, Inc.
2006 Silicon Image, Inc.
SiI-DS-0208-C
21
5.2 SiI3531A S-ATA Port Block Diagram
The block diagram below shows the logic structure of the SiI3531A Serial-ATA Port.
Data Path B
(Initiator)
Local Arbiter
PCI Exp – LRAM
DMA Controller
Data Path A
2 Addresses
PCI Exp – SATA
DMA Controller
Data Path B
1 Address
Command Fetch
Machine
Command
Fetch FIFO
31 x 5
Command
Execution
Machine
Command
Execute FIFO
31 x 5
Command
Receive FIFO
31 x 5
PCI Exp Application
Interface
Initiator
Target
PCI Exp / SATA
Data FIFO
128 x 64
SATA
Enhanced
Link
Rx FIFO
Registers
SATA PHY
Port Register File
Data Path A
(Initiator / Target)
LRAM
512 x 64
Dual Port
P
o
r
t
B
P
o
r
t
A
Figure 5-2 Port Logic Block Diagram
The Port Logic consists of:
A Local Arbiter that arbitrates between the two DMA Controllers
A DMA Controller for the PCI Express to LRAM Data Path
A DMA Controller for the PCI Express to Serial-ATA Data Path
A 512x64 Local RAM (LRAM) that contains: 31 LRAM Slots each of which is 128 bytes (16 Qwords) and 128 bytes
used to support 16 Port Multiplier devices (1 Qword per device)
A Data FIFO that contains 1024 bytes (128 Qwords)
A State Machine for Command Fetch
A State Machine for Command Execution
A Serial-ATA Link
A Serial-ATA PHY
Each of the two state machines has an associated FIFO which, when non-empty, indicates that processing is required. The
FIFO is loaded with a 5-bit command “slot” number to activate a state machine. The slot number can range from 0 to 30,
corresponding to the maximum number of active commands supported.
Command flow begins with a host driver building a command in a non-cached region of host memory. The data structure is
referred to as a PRB (Port Request Block). The 64-byte PRB is transferred into an available command slot in the LRAM by
one of two methods: the direct method or the indirect method. The host driver is responsible for determining which slots are
available. Either of the two command transfer methods may be used for each command transfer. The two methods are:
相关PDF资料 |
PDF描述 |
|---|---|
| SIO10N268-NU | MULTIFUNCTION PERIPHERAL, PQFP128 |
| SIS300 | GRAPHICS PROCESSOR, PBGA365 |
| SK12430PJT | 800 MHz, OTHER CLOCK GENERATOR, PQCC28 |
| SK12439PJ | 800 MHz, OTHER CLOCK GENERATOR, PQCC28 |
| SK12439PJT | 800 MHz, OTHER CLOCK GENERATOR, PQCC28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SII3611 | 制造商:SILICONIMAGE 制造商全称:SILICONIMAGE 功能描述:SATALink Device Bridge |
| SII3611CT80-1.5 | 制造商:SILICON IMAGE 功能描述:3611CT80-1.5 |
| SII3723 | 制造商:SILICONIMAGE 制造商全称:SILICONIMAGE 功能描述:Third Generation SATA Port Multiplier Storage Processor |
| SiI3723CNU | 制造商:Silicon Image Inc 功能描述: |
| SII3726 | 制造商:SILICONIMAGE 制造商全称:SILICONIMAGE 功能描述:SATA Port Multiplier |
发布紧急采购，3分钟左右您将得到回复。