- 您现在的位置：买卖IC网 > PDF目录98081 > SII3531ACNU PCI BUS CONTROLLER, QCC48 PDF资料下载
参数资料
| 型号： | SII3531ACNU |
| 元件分类： | 总线控制器 |
| 英文描述： | PCI BUS CONTROLLER, QCC48 |
| 封装： | 7 X 7 MM, 0.40 MM PITCH, LEAD FREE, QFN-48 |
| 文件页数： | 28/81页 |
| 文件大小： | 532K |
| 代理商： | SII3531ACNU |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页当前第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页
PCI Express to Serial ATA Controller
Data Sheet
Silicon Image, Inc.
2006 Silicon Image, Inc.
SiI-DS-0208-C
34
5.4 Operation
5.4.1
Command Issuance
Before a command can be executed, it must reside in a slot in SiI3531A RAM and the SiI3531A must be informed that the
PRB is ready to be executed. To accomplish this, the host must issue the command in one of two ways:
1.
Indirect Command Issuance
The indirect method is the most common and flexible method of issuing commands. With this method, the host builds
the PRB in host memory and writes the physical address of the PRB into one of 31 command activation registers,
each associated with a command slot. This causes the SiI3531A to fetch the PRB from host memory and deposit it in
the selected slot of SiI3531A RAM. After the command is fetched, the SiI3531A automatically informs the execution
unit that the command is ready for execution.
The host may issue commands through additional command activation registers at any time without regard as to
whether the previous PRB has been fetched. The SiI3531A will fetch the PRB’s in the order requested when the
necessary resources are available.
2.
Direct Command Issuance
The host may write the 64-byte PRB directly into SiI3531A slot RAM. The RAM area is defined in the port register
map and the host can easily calculate the slot offset to write the PRB. After the PRB is written to RAM, the host
informs the execution unit that it is ready to process by writing the slot number into the command execution FIFO
register.
Please note that when the direct command issue method is used, it is not possible to append scatter/gather entries to
the PRB without defining a LNK in one of the PRB resident scatter/gather entries.
5.4.2
Reset and Initialization
The SiI3531A has a hierarchical reset structure that allows initialization of the entire chip, single port, an attached device, or
the internal command queue. In general, asserting a reset at a high level will cause all underlying circuits to be reset. There
are five levels of reset and initialization possible. The resets, listed from highest to lowest level, are:
5.4.2.1
PERST# Reset
The PERST# reset pin, when asserted, holds the entire chip in a reset state. All configuration, global, and port registers are
initialized to their default state. When de-asserted, PCI Express configuration space is programmable, but the global and port
register spaces and the port state machines/command queue remain in a reset state until the Global and Port Resets are de-
asserted through software control.
5.4.2.2
Global Reset
The Global Reset (Global Control Register, bit 31), when asserted, initializes all global registers, except PHY Configuration,
and all port registers to the default state. All Port Resets are set to one (asserted) while Global Reset is asserted. The Global
Reset must be cleared to zero to allow access to the global register space or to release any Port Reset. Software may use the
Global Reset to initialize all ports with a single operation.
5.4.2.3
Port Reset
Each port contains a Port Reset (Port Control Set/Clear, bit 0) that remains set to one after the Global Reset is cleared to zero.
While Port Reset is asserted, all port registers, except Port PHY Configuration, and OOB Bypass (Port Control Set/Clear, bit
25), are initialized to their default state. The port state machines are reset and the command queue is cleared. The Port
Reset must be cleared to zero by writing a one to bit zero of the Port Control Clear Register to release the Port Reset
condition. Software may assert the port reset condition at any time by writing a one to bit zero of the Port Control Set Register.
5.4.2.4
Device Reset
Each port contains a Device Reset (Port Control Set, bit 1) that may be used by software to reset an attached device without
affecting the contents of the port registers. Writing a one to bit 1 of Port Control Set causes the execution state machines and
pending command queue to be initialized. Then, a COMRESET is transmitted to the attached device. The effect of this
sequence is to clear any outstanding commands and reset the attached device. The Device Reset bit is self-clearing. After
the reset sequence has completed, the bit will be cleared to zero.
5.4.2.5
Port Initialize
Each port contains a Port Initialize (Port Control Set, bit 2) that may be used by software to initialize the port data structures
without affecting the contents of the port registers or resetting the device. Writing a one to bit 1 of Port Control Set causes the
execution state machines and pending command queue to be initialized. The effect of this sequence is to clear any
outstanding commands. The Port Initialize bit is self-clearing. After the initialization sequence has completed, the bit will be
cleared to zero.
相关PDF资料 |
PDF描述 |
|---|---|
| SIO10N268-NU | MULTIFUNCTION PERIPHERAL, PQFP128 |
| SIS300 | GRAPHICS PROCESSOR, PBGA365 |
| SK12430PJT | 800 MHz, OTHER CLOCK GENERATOR, PQCC28 |
| SK12439PJ | 800 MHz, OTHER CLOCK GENERATOR, PQCC28 |
| SK12439PJT | 800 MHz, OTHER CLOCK GENERATOR, PQCC28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SII3611 | 制造商:SILICONIMAGE 制造商全称:SILICONIMAGE 功能描述:SATALink Device Bridge |
| SII3611CT80-1.5 | 制造商:SILICON IMAGE 功能描述:3611CT80-1.5 |
| SII3723 | 制造商:SILICONIMAGE 制造商全称:SILICONIMAGE 功能描述:Third Generation SATA Port Multiplier Storage Processor |
| SiI3723CNU | 制造商:Silicon Image Inc 功能描述: |
| SII3726 | 制造商:SILICONIMAGE 制造商全称:SILICONIMAGE 功能描述:SATA Port Multiplier |
发布紧急采购，3分钟左右您将得到回复。