- 您现在的位置：买卖IC网 > PDF目录98081 > SII3531ACNU PCI BUS CONTROLLER, QCC48 PDF资料下载
参数资料
| 型号： | SII3531ACNU |
| 元件分类： | 总线控制器 |
| 英文描述： | PCI BUS CONTROLLER, QCC48 |
| 封装： | 7 X 7 MM, 0.40 MM PITCH, LEAD FREE, QFN-48 |
| 文件页数： | 35/81页 |
| 文件大小： | 532K |
| 代理商： | SII3531ACNU |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页当前第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页
PCI Express to Serial ATA Controller
Data Sheet
Silicon Image, Inc.
2006 Silicon Image, Inc.
SiI-DS-0208-C
40
By default, a successfully completed command will set the command complete bit in the port Interrupt Status register. If the
Command Complete interrupt is enabled, an interrupt will be asserted simultaneously. The host driver may optionally set
control_interrupt_mask in the PRB Control field to prevent the command complete bit from being set on a per-command basis.
This is useful when the host issues a series of commands and wants to be interrupted only after a selected command
completes.
The command complete bit and associated interrupt will be cleared when the Slot Status register is read, unless the host
driver has set Interrupt No Clear on Read (Port Control Set/Clear register, bit 3). If Interrupt No Clear on Read is set to one,
the host driver must write a one to the Command Complete bit in the Interrupt Status Clear register in order to clear the
command complete bit and associated interrupt.
5.4.9
The Attention Bit
Bit 31 of the Slot Status register is the Attention bit. When set to one, it indicates that an enabled interrupt source, other than
command completion, is asserted. It is possible that the Slot Status register can indicate an Attention condition while also
showing that commands have successfully completed in bits 0 through 30. The interrupt service routine should always post-
process any completed commands in addition to servicing a possible Attention condition. The Attention bit is set only for
interrupt conditions that have been enabled as described in the Interrupt Sources section. The Attention bit will remain set to
one in the Slot Status register until all enabled interrupt conditions have been cleared.
5.4.10 Interrupt Service Procedure
The SiI3531A is designed to efficiently service interrupt events with minimal host overhead. There are a number of methods
that the host may use to quickly determine the interrupt cause within any of the ports. The Global Interrupt Status Register
(Global offset 0x44) may be read to determine which ports are interrupting. Then, the Slot Status Register for the interrupting
ports may be read to determine the interrupt cause. Alternately, all port Slot Status Registers may be read in a single burst
operation from the Global Register space starting at Global offset 0x00. If Interrupt No Clear on Read (port Control Register,
Bit 3) is zero, any command complete interrupt will be cleared when the Slot Status registers are read. The host driver should
then compare the outstanding command status in bits 0 through 30 to its internal copy of outstanding commands to determine
which, if any, commands have successfully completed. Once the successful command completions have been noted, the host
should check the Attention bit (bit 31) to determine if any other enabled interrupt events are pending on the port. If the
Attention bit is one, the host should read the port Interrupt Status Register (Port offset (port*0x2000)+0x1008) to ascertain the
cause for the Attention condition. Once the Attention condition has been resolved and cleared, normal processing may
continue.
5.4.11 Interrupt No Clear on Read
By default, the Command Completion interrupt condition is cleared when the port Slot Status Register is read. In some cases,
such as debug environments, clearing of the Command Completion interrupt might not be the desired effect of reading the Slot
Status Register. In these cases, the host driver should set the Interrupt No Clear on Read bit (bit 3) in the port Control
Register. When this bit is set, the host must clear the Command Completion interrupt by one of the following methods:
1.
Write a one to the corresponding port interrupt status bit(s) in the Global Interrupt Status Register (Global offset
0x44). Or,
2.
Write a one to bit 0 or bit 16 of the port Interrupt Status Register (Port offset (port*0x2000)+ 0x1008).
Method 1 allows Command Complete interrupts for multiple ports to be cleared in a single write operation. Method 2 will clear
Command Complete only for the corresponding port.
5.4.12 Error Processing
When an error occurs during command processing, the SiI3531A records the error condition and halts execution until the host
driver is able to restore normal operation. The SiI3531A does not attempt to automatically recover from error conditions.
Rather, it provides the host with the necessary information to handle the error condition. Errors that occur during command
execution cause the Command Error bit to be set to one in the port Interrupt Status Register (Port offset (port*0x2000)+
0x1008) and an error code to be placed in the port Command Error Register (Port offset (port*0x2000)+ 0x1024). Please see
section (xxx- Port Command Error register) for a complete list of possible error codes. Execution is then halted. Port Ready
(Port Status Register, bit 31) will be cleared to zero. Only the port with the error condition is halted. All other ports will
continue to process normally. If the Command Error interrupt is enabled, an interrupt is asserted and the Attention bit is
asserted in the port Slot Status Register. The corresponding Slot Status bit for the command in error will NOT be cleared to
zero, since the command did not complete successfully. If only non-queued commands are outstanding, the slot number for
the command in error is available in the Port Status Register, bits[20:16]. The host may use this information to ascertain which
outstanding command caused the error condition.
相关PDF资料 |
PDF描述 |
|---|---|
| SIO10N268-NU | MULTIFUNCTION PERIPHERAL, PQFP128 |
| SIS300 | GRAPHICS PROCESSOR, PBGA365 |
| SK12430PJT | 800 MHz, OTHER CLOCK GENERATOR, PQCC28 |
| SK12439PJ | 800 MHz, OTHER CLOCK GENERATOR, PQCC28 |
| SK12439PJT | 800 MHz, OTHER CLOCK GENERATOR, PQCC28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SII3611 | 制造商:SILICONIMAGE 制造商全称:SILICONIMAGE 功能描述:SATALink Device Bridge |
| SII3611CT80-1.5 | 制造商:SILICON IMAGE 功能描述:3611CT80-1.5 |
| SII3723 | 制造商:SILICONIMAGE 制造商全称:SILICONIMAGE 功能描述:Third Generation SATA Port Multiplier Storage Processor |
| SiI3723CNU | 制造商:Silicon Image Inc 功能描述: |
| SII3726 | 制造商:SILICONIMAGE 制造商全称:SILICONIMAGE 功能描述:SATA Port Multiplier |
发布紧急采购，3分钟左右您将得到回复。