- 您现在的位置：买卖IC网 > PDF目录98081 > SII3531ACNU PCI BUS CONTROLLER, QCC48 PDF资料下载
参数资料
| 型号： | SII3531ACNU |
| 元件分类： | 总线控制器 |
| 英文描述： | PCI BUS CONTROLLER, QCC48 |
| 封装： | 7 X 7 MM, 0.40 MM PITCH, LEAD FREE, QFN-48 |
| 文件页数： | 29/81页 |
| 文件大小： | 532K |
| 代理商： | SII3531ACNU |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页当前第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页
PCI Express to Serial ATA Controller
Data Sheet
Silicon Image, Inc.
2006 Silicon Image, Inc.
SiI-DS-0208-C
35
5.4.3
Port Ready
Each port contains a Port Ready indicator (Port Status, bit 31) that is cleared to zero by any of the above reset conditions.
The Port Ready signal, when one, indicates that the port is ready to execute commands. For all resets except Port Initialize,
the Port Ready signal will not be asserted until a PHY ready condition is achieved. When Port Initialize is set, Port Ready will
be cleared to zero then set to one after any currently active data transfers or FIS transmission/reception operations have
completed and port initialization has completed.
5.4.4
Port Reset Operation
Upon release of Port Reset, the low-level power management state machine is enabled and OOB signaling is initiated to the
device. The SiI3531A starts OOB signaling by transmitting a COMRESET to the device. If the device responds with COMINIT
and the OOB sequence is successful, a PHY ready condition will result, indicating that a link has been successfully
established and the device may transmit an initial register FIS. At this time, the Port Ready signal will be asserted, indicating
that the host driver may issue commands. If the device does not respond within the prescribed time allowed for OOB, the low-
level power management machine will initiate another OOB sequence after a fixed delay. The period between OOB attempts
is approximately 100 milliseconds.
Upon receipt of an initial “Register – Device to Host” FIS that clears the task file status BSY state, the port is allowed to
transmit commands to the device.
5.4.5
Initialization Sequence
The following is an example sequence of events that software might use to initialize the SiI3531A and enumerate an attached
device or port multiplier. The sequence assumes that the system has powered up, the PERST# Reset has been de-asserted,
and the system has enumerated the PCI Express bus. Configuration space, including the Base Address Registers, has been
initialized. It is now necessary to enable each port and determine the device type, if any, that is attached to each port.
1.
Remove the Global Reset by writing 0x00000000 to the Global Control Register (Global offset 0x40).
2.
For each Port to be initialized:
a.
Clear Port Reset by writing one to Port Reset of Port Control Clear Register (Port offset
(port*0x2000)+0x1004, bit 0).
b.
If 32-bit platform and 32-bit activation is desired, write one to 32-bit Activation of Port Control Set Register
(Port offset (port*0x2000)+0x1000, bit 10).
c.
To enable interrupts for command completion and command errors, write 0x00000003 to the Port Interrupt
Enable Set Register (Port offset (port*0x2000)+0x1010).
d.
To determine if device is present, poll the SStatus Register (Port offset (port*0x2000)+0x1f04) for a
PHYRDY condition indicated by the DET field (bits[3:0]) having a value of 0x3.
e.
Wait until Port Ready in Port Status Register (Port offset (port*0x2000)+0x1000, bit 31) is one. If desired, an
interrupt may be armed in the Port Interrupt Set Register (bit 2). Any change in Port Ready state will assert
an interrupt.
f.
If the software supports port multipliers, build a Soft Reset PRB in host memory. Set the PMP field to 0x0f
to direct the command to the control port of a port multiplier. Issue the command to any available slot. If the
software does not support port multipliers, skip this step, as sending this command will cause the port
multiplier to disable legacy access to device 0.
g.
Upon successful command completion of the soft reset command, read the device signature from the
command slot (Port offset (port*0x2000)+(slot*0x80)+0x14(LSB), 0x0c, 0x0d, 0x0e(MSB)).
h.
If the signature is 0x96690101, then the attached device is a Port Multiplier. Perform the Port Multiplier
Enumeration procedure:
i.
Enable Port Multiplier context switching by writing a one to PM Enable in the Port Control Set
Register (Port offset (port*0x2000)+0x1000, bit 13).
ii.
Read the Port Multiplier GSCR[2] register by issuing a Read Port Multiplier command to the control
port. This register contains the number of device ports on the Port Multiplier.
iii.
For each Port Multiplier Device Port:
1.
Enable the PHY by writing a 1, then a 0 to the Scontrol Register (PSCR[2]) DET field.
Issue a Port Multiplier Write command for each of these operations.
2.
Wait for a PHYRDY condition in the port by polling the SStatus Register (PSCR[0]) .
3.
Clear the X-bit and all other error bits in the Serror Register (PSCR[1]) by writing all ones
to the register with a Write Port Multiplier command. The port is now ready for operation.
4.
Issue a Soft Reset command with the PMP field set to the appropriate port. This will
return a device signature for the attached device.
5.
Issue the appropriate Identify Device or Identify Packet Device command and any
associated Set Features, Set Write Multiple commands as may be necessary to initialize
the device.
i.
If the signature is 0xeb140101, then the attached device is an ATAPI PACKET device.
相关PDF资料 |
PDF描述 |
|---|---|
| SIO10N268-NU | MULTIFUNCTION PERIPHERAL, PQFP128 |
| SIS300 | GRAPHICS PROCESSOR, PBGA365 |
| SK12430PJT | 800 MHz, OTHER CLOCK GENERATOR, PQCC28 |
| SK12439PJ | 800 MHz, OTHER CLOCK GENERATOR, PQCC28 |
| SK12439PJT | 800 MHz, OTHER CLOCK GENERATOR, PQCC28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SII3611 | 制造商:SILICONIMAGE 制造商全称:SILICONIMAGE 功能描述:SATALink Device Bridge |
| SII3611CT80-1.5 | 制造商:SILICON IMAGE 功能描述:3611CT80-1.5 |
| SII3723 | 制造商:SILICONIMAGE 制造商全称:SILICONIMAGE 功能描述:Third Generation SATA Port Multiplier Storage Processor |
| SiI3723CNU | 制造商:Silicon Image Inc 功能描述: |
| SII3726 | 制造商:SILICONIMAGE 制造商全称:SILICONIMAGE 功能描述:SATA Port Multiplier |
发布紧急采购，3分钟左右您将得到回复。