参数资料
型号: SII3531ACNU
元件分类: 总线控制器
英文描述: PCI BUS CONTROLLER, QCC48
封装: 7 X 7 MM, 0.40 MM PITCH, LEAD FREE, QFN-48
文件页数: 51/81页
文件大小: 532K
代理商: SII3531ACNU
PCI Express to Serial ATA Controller
Data Sheet
Silicon Image, Inc.
2006 Silicon Image, Inc.
SiI-DS-0208-C
55
6.1.30 Correctable Error Status
Address Offset: 110H
Access Type: Read/Write 1 to Clear
Reset Value: 0x0000_0000
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
Reserved
A
d
vis
N
on-
Fatal
Replay
Ti
meout
Reserved
RE
P
L
AY
_
NUM
Bad
DLLP
Bad
TLP
Reserved
Rx
Error
Bit [31:14,11:09,05:01]: Reserved (R) – These bits are reserved and return zero on a read.
Bit [13]: Advis Non-Fatal (R/W1C) – Advisory Non-Fatal Error Status.
Bit [12]: Replay Timeout (R/W1C) – Replay Timer Timeout Status.
Bit [08]: REPLAY_NUM (R/W1C) – REPLAY_NUM Rollover Status.
Bit [07]: Bad DLLP (R/W1C) – Bad DLLP Status.
Bit [06]: Bad TLP (R/W1C) – Bad TLP Status.
Bit [00]: Rx Error (R/W1C) – Receiver Error Status. This bit is hardwired to 0 (as is the corresponding mask
bit).
6.1.31 Correctable Error Mask
Address Offset: 114H
Access Type: Read/Write
Reset Value: 0x0000_2000
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
Reserved
A
d
vis
N
on-
Fatal
Replay
Ti
meout
Reserved
RE
P
L
AY
_
NUM
Bad
DLLP
Bad
TLP
Reserved
Rx
Error
The bits of this register are the mask bits for corresponding bits of the Correctable Error Status register.
6.1.32 Advanced Error Capabilities and Control
Address Offset: 118H
Access Type: Read/Write
Reset Value: 0x0000_00A0
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
Reserved
E
CRC
Chk
E
n
E
CRC
Chk
Ca
p
E
CRC
Ge
n
E
n
E
CRC
Ge
n
Ca
p
First Error Pointer
Bit [31: 09]: Reserved (R) – These bits are reserved and return zero on a read.
Bit [08]: ECRC Chk En (R/W) – ECRC Check Enable.
Bit [07]: ECRC Chk Cap (R) – ECRC Check Capable. This bit is hardwired to 1.
Bit [06]: ECRC Gen En (R/W) – ECRC Generation Enable.
Bit [05]: ECRC Gen Cap (R) – ECRC Generation Capable. This bit is hardwired to 1.
Bit [04:00]: First Error Pointer (R).
相关PDF资料
PDF描述
SIO10N268-NU MULTIFUNCTION PERIPHERAL, PQFP128
SIS300 GRAPHICS PROCESSOR, PBGA365
SK12430PJT 800 MHz, OTHER CLOCK GENERATOR, PQCC28
SK12439PJ 800 MHz, OTHER CLOCK GENERATOR, PQCC28
SK12439PJT 800 MHz, OTHER CLOCK GENERATOR, PQCC28
相关代理商/技术参数
参数描述
SII3611 制造商:SILICONIMAGE 制造商全称:SILICONIMAGE 功能描述:SATALink Device Bridge
SII3611CT80-1.5 制造商:SILICON IMAGE 功能描述:3611CT80-1.5
SII3723 制造商:SILICONIMAGE 制造商全称:SILICONIMAGE 功能描述:Third Generation SATA Port Multiplier Storage Processor
SiI3723CNU 制造商:Silicon Image Inc 功能描述:
SII3726 制造商:SILICONIMAGE 制造商全称:SILICONIMAGE 功能描述:SATA Port Multiplier