参数资料
型号: WJLXT384LEB1
厂商: CORTINA SYSTEMS INC
元件分类: 数字传输电路
英文描述: DATACOM, PCM TRANSCEIVER, PQFP144
封装: 20 X 20MM, ROHS COMPLIANT, LQFP-144
文件页数: 58/140页
文件大小: 1514K
代理商: WJLXT384LEB1
24
Document Number: 248994
Revision Number: 005
Revision Date: November 28, 2005
Intel LXT384 Octal T1/E1/J1 S/H PCM Transceiver with JA
5.2
Microprocessor-Standard Bus and Interface Signals
Table 7 lists and describes the microprocessor-standard bus and interface signals for the LXT384
Transceiver.
For multi-function pins, the pin name in blue bold print indicates the signal being discussed.
Note:
For information on selecting parallel or serial interfaces, see the signal description for MODE in
Table 7.
Microprocessor-Standard Bus and Interface Signals (Sheet 1 of 3)
Signal
Name
QFP
Pin
PBGA
Ball
Signal
Type
Signal Description
A4
A3
A2
A1
A0
12
13
14
15
16
F4
F3
F2
F1
G3
DI
Address Select Input 4:0.
When the LXT384 Transceiver is in the:
Host Processor mode using a parallel interface that is in the:
Non-multiplexed mode, A4:0 function as address pins.
Multiplexed mode, A4:0 must be connected to multiplexed
Address/Data Bus (AD).
Hardware mode, must be connected to ground. See Section
pin functions.
ACK / RDY /
SDO
83
K14
DO
Data Transfer Acknowledge (Active Low) Output.
When the LXT384 Transceiver is in the Host Processor mode
using a Motorola processor, ACK acts as a data transfer
acknowledge. A low signal on ACK during a data bus operation
that is a:
Read operation indicates valid data.
Write operation is an acknowledge signal that indicates a
data transfer into an addressed register is accepted.
NOTE: Wait states occur only if a write cycle immediately follows
a previous read or write cycle (for example, read-modify-
write).
For other pin functions, see RDY and SDO.
ALE / AS /
SCLK/LEN2
86
J12
DI
Address Latch Enable Input.
When the LXT384 Transceiver is in the:
Host Processor mode using an Intel
processor in a parallel
interface, ALE acts as an address latch enable. In this case,
the address on the multiplexed address/data bus pins D7:0
(also called AD7:0) is clocked into the LXT384 Transceiver
with the falling edge of ALE.
Hardware mode, ALE must be connected to ground.
For other pin functions, see AS and SCLK.
ALE / AS /
SCLK/LEN2
86
J12
DI
Address Strobe (Active Low) Input.
When the LXT384 Transceiver is in the:
Host Processor mode using a Motorola processor in a
parallel interface, AS acts as an active-low address strobe.
Hardware mode, AS must be connected to ground.
For other pin functions, see ALE and SCLK.
1. DI: Digital Input. DI/O: Digital Bidirectional Port. DO: Digital Output. OD: Open Drain
相关PDF资料
PDF描述
WJLXT385LEB1 DATACOM, PCM TRANSCEIVER, PQFP144
WJLXT385LEB1 DATACOM, PCM TRANSCEIVER, PQFP144
WJLXT386LEB2 DATACOM, PCM TRANSCEIVER, PQFP100
WJLXT386LEB2 DATACOM, PCM TRANSCEIVER, PQFP100
WJLXT388LEB2 DATACOM, PCM TRANSCEIVER, PQFP100
相关代理商/技术参数
参数描述
WJLXT386LE.B2 功能描述:IC TRANS QUAD T1/E1/J1 100-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:25 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:4.5 V ~ 5.5 V 安装类型:通孔 封装/外壳:16-DIP(0.300",7.62mm) 供应商设备封装:16-PDIP 包装:管件
WJLXT6155LE.B5 制造商:Intel 功能描述:SONET/SDH/ATM Transceiver 1TX 1RX 64-Pin LQFP
WJLXT6155LE.B5-866255 功能描述:TXRX SDH/SONET/ATM HS 64-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 类型:收发器 驱动器/接收器数:1/1 规程:RS422,RS485 电源电压:4.75 V ~ 5.25 V 安装类型:通孔 封装/外壳:8-DIP(0.300",7.62mm) 供应商设备封装:8-PDIP 包装:管件 产品目录页面:1402 (CN2011-ZH PDF)
WJLXT6155LE.B5-866256 制造商:Cortina Systems Inc 功能描述:SONET/SDH/ATM Transceiver 1TX 1RX 64-Pin LQFP T/R
WJLXT901ALC.A4 功能描述:IC 10BASE-T/AUI TXCVR 64-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 标准包装:1,000 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:16-SOIC(0.295",7.50mm 宽) 供应商设备封装:16-SOIC 包装:带卷 (TR)