- 您现在的位置：买卖IC网 > PDF目录224693 > PC87393F-VJG (NATIONAL SEMICONDUCTOR CORP) 100-Pin LPC SuperI/O Devices for Portable Applications PDF资料下载
参数资料
| 型号： | PC87393F-VJG |
| 厂商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分类： | 外设及接口 |
| 英文描述： | 100-Pin LPC SuperI/O Devices for Portable Applications |
| 中文描述： | MULTIFUNCTION PERIPHERAL, PQFP100 |
| 封装： | TQFP-100 |
| 文件页数： | 112/148页 |
| 文件大小： | 1733K |
| 代理商： | PC87393F-VJG |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页当前第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页
2.0 Device Architecture and Configuration (Continued)
66
www.national.com
2.19.3
X-Bus Memory Range Programming
LPC memory transactions and/or LPC-FWH transactions can be forwarded to the PC8739x X-Bus. The X-Bus Memory Con-
figuration register defines the address space to which the PC8739x responds. The XCNF2-0 strap inputs impact the default
setting of the X-Bus Memory Configuration register enable boot process from memories connected on the X-Bus. Two mem-
ory areas may be individually enabled: a user-defined zone, and BIOS memory (BIOS-LPC and/or BIOS-FWH spaces).
To enable BIOS support, set the XCNF2-0 strap inputs to select any of the BIOS modes (see Section 1.5.11 for details). The
PC8739x responds to LPC memory read and write transactions to/from the BIOS address spaces, shown in Table 29, as
long as BIOS LPC Enable (bit 0) of the X-Bus Memory Configuration register is set.
Table 29. BIOS-LPC Memory Space Denition
The PC8739x responds to LPC-FWH read and write transactions from/to the high memory address range (’386’ mode BIOS
range), shown in Table 29, as long as BIOS FWH Enable (bit 3) of the X-Bus Memory Configuration register is set.
Table 30. BIOS-FWH Memory Space Denition
Upon reset in BIOS enabled mode (XCNF
≠000), the BIOS LPC Enable bit is set and the BIOS FWH Enable bit is set. The
PC8739x automatically detects the type of host boot protocol in use via the first completed BIOS read operation after reset.
If the first read is an LPC memory read, the BIOS FWH Enable bit is cleared. If the first read is an LPC-FWH read, the BIOS
LPC Enable bit is cleared. Any other LPC or LPC-FWH transactions are ignored. The bits are cleared only by the first read
operation, allowing software to enable response to these address ranges by setting the bit. Figure 7 illustrates this behavior.
Figure 7. BIOS Mapping Enable Scheme
The User-Defined Memory Zone (UDMZ) is specified via a 32-bit start address. This address is formed by 8 bits of the X-
Bus Memory Base Address Low Byte register, 8 bits of the X-Bus Memory Base Address HIgh Byte register and 16 least
significant bits of 0. The size of the window is specified through the X-Bus Memory Size Configuration register. The zone
base address must be aligned to the block size.
The address used for the X-Bus transaction is the 28 least significant bits of the address bus. In read transactions, the data
read from the X-Bus is passed to the LPC bus. In write transactions, the data from the LPC is passed to the X-Bus.
2.19.4
X-Bus I/O Configuration Register
This register is reset by hardware to 00h.
Location:
Index F0h
Memory Address Range
Description
000E 0000h - 000E FFFFh
Extended BIOS Range (Legacy)
Only when Extended BIOS Enable bit in X-Bus Memory
Range Conguration register is set
000F 0000h - 000F FFFFh
BIOS Range (Legacy)
FFC0 0000h - FFFFF FFFh
386 mode BIOS Range.
This is the upper 4 Mbyte of the memory space
Memory Address Range
Description
FFC0 0000h - FFFFF FFFh
386 mode BIOS Range.
This is the upper 4 Mbyte of the memory space
Only hardware-controlled transitions
are shown. Other transitions are
possible via software writes to the bits.
Note:
BIOS FWH Enable =1
BIOS LPC Enable = 1
BIOS FWH Enable =1
BIOS LPC Enable = 0
BIOS FWH Enable =0
BIOS LPC Enable = 1
BIOS FWH Enable =0
BIOS LPC Enable = 0
First LPC FWH Read
RESET
XCNF[2-0] Disable BIOS
XCNF[2-0]
En
able
BIOS
First LPC Memory Read
相关PDF资料 |
PDF描述 |
|---|---|
| PC906N | 896 MHz - 940 MHz YAGI ANTENNA, 10.65 dBi GAIN, 65 deg 3dB BEAMWIDTH |
| PC926N | 928 MHz - 960 MHz YAGI ANTENNA, 10.65 dBi GAIN, 65 deg 3dB BEAMWIDTH |
| PCA.1D.694.CNAD42Z | CABLE TERMINATED, FEMALE, RF CONNECTOR, SOCKET |
| PCA.1D.694.CNAD42 | CABLE TERMINATED, FEMALE, RF CONNECTOR, SOCKET |
| PCA.1D.694.CNAD52Z | CABLE TERMINATED, FEMALE, RF CONNECTOR, SOCKET |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PC87393VJG | 制造商:Texas Instruments 功能描述: 制造商:Texas Instruments 功能描述:IC, SUPER I/O DEVICE, TQFP-100, Logic Device Type:Buffer, Supply Voltage Min:3V, |
| PC87393-VJG | 制造商:NSC 制造商全称:National Semiconductor 功能描述:100-Pin LPC SuperI/O Devices for Portable Applications |
| PC87410 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:PC87410 PCI-IDE Interface Controller |
| PC87410VLK | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PC87413 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:LPC ServerI/O for Servers and Workstations |
发布紧急采购，3分钟左右您将得到回复。