参数资料
型号: PC87393F-VJG
厂商: NATIONAL SEMICONDUCTOR CORP
元件分类: 外设及接口
英文描述: 100-Pin LPC SuperI/O Devices for Portable Applications
中文描述: MULTIFUNCTION PERIPHERAL, PQFP100
封装: TQFP-100
文件页数: 115/148页
文件大小: 1733K
代理商: PC87393F-VJG
2.0 Device Architecture and Configuration (Continued)
69
www.national.com
2.19.8
X-Bus Memory Configuration Register
This register is reset by hardware to 00h.
Location:
Index F4h
Type:
R/W
2.19.9
X-Bus Memory Base Address High Byte Register
This register describes the high byte for the user-defined memory zone mapped to the X-Bus (decoded as bits 31 to 24 of
the 32-bit address range, bits 15-0 are 0). This register is reset by hardware to 00h.
Location:
Index F5h
Type:
R/W
Bit
76543210
Name
BIOS FWH ID
BIOS FWH
Enable
User-
Defined
Memory
Space
Enable
BIOS
Extended
Space
Enable
BIOS LPC
Enable
Reset
0000
Depends on strap setting.
Bit
Description
7-4
BIOS FWH ID. The identication nibble that is part of a FWH transaction (see Section 2.8.1 for details), which
identies the device addressed.
3
BIOS FWH Enable. When set, enables PC8739x response to LPC-FWH transactions to the BIOS-FWH space,
if the BIOS FWH ID matches the ID of the transaction.. The reset value of this register is dened by the XCNF2-
0 conguration inputs. The value of this bit is later updated, based on the detected host BIOS scheme, see
Section 2.19.3 for details.
0: Disabled (default when XCNF disable BIOS conguration)
1: Enabled (default when XCNF enable BIOS conguration)
2
User-Defined Memory Space Enable. When set, enables the PC8739x to respond to LPC memory read and
write accesses in the user-dened memory area range. The base address and size of the user-dened range is
specied by X-Bus Memory Base Address High and Low Byte registers and the X-Bus Memory Size
Conguration register.
0: Disabled (default)
1: Enabled
1
BIOS Extended Space Enable. Expands the BIOS address space to which the PC8739x responds to include
the Extended BIOS address range.
0: Disabled (default)
1: Enabled
0
BIOS LPC Enable. Enables the PC8739x to respond to LPC memory accesses to the BIOS-LPC space. The
reset value of this register is dened by the XCNF2-0 conguration inputs. The value of this bit is later updated,
based on the detected host BIOS scheme (see Section 2.19.3 for details).
0: Disabled (default when XCNF disable BIOS conguration)
1: Enabled (default when XCNF enable BIOS conguration)
Bit
76543210
Name
User-Defined Memory Zone Address High
Reset
00000000
Bit
Description
7-0
User-Dened Memory Zone Address High. Denes the higher 8 bits of the user-dened memory block base
address. The base address should be aligned on the selected block size.
相关PDF资料
PDF描述
PC906N 896 MHz - 940 MHz YAGI ANTENNA, 10.65 dBi GAIN, 65 deg 3dB BEAMWIDTH
PC926N 928 MHz - 960 MHz YAGI ANTENNA, 10.65 dBi GAIN, 65 deg 3dB BEAMWIDTH
PCA.1D.694.CNAD42Z CABLE TERMINATED, FEMALE, RF CONNECTOR, SOCKET
PCA.1D.694.CNAD42 CABLE TERMINATED, FEMALE, RF CONNECTOR, SOCKET
PCA.1D.694.CNAD52Z CABLE TERMINATED, FEMALE, RF CONNECTOR, SOCKET
相关代理商/技术参数
参数描述
PC87393VJG 制造商:Texas Instruments 功能描述: 制造商:Texas Instruments 功能描述:IC, SUPER I/O DEVICE, TQFP-100, Logic Device Type:Buffer, Supply Voltage Min:3V,
PC87393-VJG 制造商:NSC 制造商全称:National Semiconductor 功能描述:100-Pin LPC SuperI/O Devices for Portable Applications
PC87410 制造商:NSC 制造商全称:National Semiconductor 功能描述:PC87410 PCI-IDE Interface Controller
PC87410VLK 制造商:Rochester Electronics LLC 功能描述:- Bulk
PC87413 制造商:NSC 制造商全称:National Semiconductor 功能描述:LPC ServerI/O for Servers and Workstations