- 您现在的位置：买卖IC网 > PDF目录224693 > PC87393F-VJG (NATIONAL SEMICONDUCTOR CORP) 100-Pin LPC SuperI/O Devices for Portable Applications PDF资料下载
参数资料
| 型号： | PC87393F-VJG |
| 厂商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分类： | 外设及接口 |
| 英文描述： | 100-Pin LPC SuperI/O Devices for Portable Applications |
| 中文描述： | MULTIFUNCTION PERIPHERAL, PQFP100 |
| 封装： | TQFP-100 |
| 文件页数： | 79/148页 |
| 文件大小： | 1733K |
| 代理商： | PC87393F-VJG |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页当前第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页
2.0 Device Architecture and Configuration (Continued)
36
www.national.com
2.7
PROTECTION
The PC8739x provides features to protect the PC at software levels. It can be locked to protect configuration bits or alteration
of the device hardware configuration, as well as internal GPIO settings and several types of configuration settings.
All protection mechanisms can be used optionally.
2.7.1
Pin Configuration Lock
To lock the pin configuration of the PC8739x in order to prevent unwanted changes to hardware configuration, set bit 7 of
the SIOCF1 register to 1. This causes all function select configuration bits to become read only bits. This bit can only be
cleared by a hardware reset.
2.7.2
GPIO Pin Function Lock
The PC8739x is capable of locking the attributes of each GPIO pin. The following attributes can be locked:
q
Output enable
q
Output type
q
Static pull-up
q
Driven data.
GPIO pins are locked per pin by setting the Lock bit in the appropriate GPIO Pin Configuration register. When the Lock bit
is set, the configuration of the associated GPIO pin can be cleared only by a hardware reset.
2.8
LPC INTERFACE
2.8.1
LPC Transactions Supported
The PC8739x LPC interface can respond to the following LPC transactions as part of the standard SuperI/O implementation:
— I/O read and write cycles
— 8-bit DMA read and write cycles
— DMA request cycles.
In addition, the X-Bus bridge uses the following transaction:
— 8-bit memory read and write (PC87393 and PC87393F only)
— 8-bit FWH read and write (PC87393F only)
LPC transactions conform with Intel’s
LPC Interface Specification, Revision 1.00.
The LPC-FWH read and write cycles are similar to memory read and write cycles. The specifications of these cycles are
listed below. The Address, Data, TAR and SYNC cycles are as specified for LPC memory read and write cycles. The START
and ID fields are similar to the equivalent cycle in LPC memory read and write cycles but differ in the data placed on the LAD
signals (see details in the cycle description).
FWH Read Cycle (PC87393F only)
1. START:
1101
(0xD)
2. ID field:
FWH ID nibble (compared with bits 7-4 of X-Bus Memory Configuration Register, Section 2.19.8)
3. Address: 8 address nibbles (MS nibble first; see usage below)
4. TAR (two cycles)
5. SYNC
6. DATA:
2 data nibbles (LS nibble first; D3-D0, D7-D4)
7. TAR (two cycles)
FWH Write Cycle (PC87393F only)
1. START:
1110 (0xE)
2. ID field:
FWH ID nibble (compared with bits 7-4 of X-Bus Memory Configuration Register, Section 2.19.8)
3. Address: 8 address nibbles (MS nibble first; see usage below)
4. DATA:
2 data nibbles (LS nibble first; D3-D0, D7-D4)
5. TAR (two cycles)
6. SYNC
7. TAR (two cycles)
The ID field is compared with bits 7-4 of the X-Bus Memory Configuration register, described in Section 2.19.8. If the two
match, the PC8739x continues handling the transaction; if not, the current LPC-FWH transaction is ignored.
相关PDF资料 |
PDF描述 |
|---|---|
| PC906N | 896 MHz - 940 MHz YAGI ANTENNA, 10.65 dBi GAIN, 65 deg 3dB BEAMWIDTH |
| PC926N | 928 MHz - 960 MHz YAGI ANTENNA, 10.65 dBi GAIN, 65 deg 3dB BEAMWIDTH |
| PCA.1D.694.CNAD42Z | CABLE TERMINATED, FEMALE, RF CONNECTOR, SOCKET |
| PCA.1D.694.CNAD42 | CABLE TERMINATED, FEMALE, RF CONNECTOR, SOCKET |
| PCA.1D.694.CNAD52Z | CABLE TERMINATED, FEMALE, RF CONNECTOR, SOCKET |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PC87393VJG | 制造商:Texas Instruments 功能描述: 制造商:Texas Instruments 功能描述:IC, SUPER I/O DEVICE, TQFP-100, Logic Device Type:Buffer, Supply Voltage Min:3V, |
| PC87393-VJG | 制造商:NSC 制造商全称:National Semiconductor 功能描述:100-Pin LPC SuperI/O Devices for Portable Applications |
| PC87410 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:PC87410 PCI-IDE Interface Controller |
| PC87410VLK | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PC87413 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:LPC ServerI/O for Servers and Workstations |
发布紧急采购，3分钟左右您将得到回复。