参数资料
型号: PC87393F-VJG
厂商: NATIONAL SEMICONDUCTOR CORP
元件分类: 外设及接口
英文描述: 100-Pin LPC SuperI/O Devices for Portable Applications
中文描述: MULTIFUNCTION PERIPHERAL, PQFP100
封装: TQFP-100
文件页数: 74/148页
文件大小: 1733K
代理商: PC87393F-VJG
2.0 Device Architecture and Configuration (Continued)
31
www.national.com
2.2.4
Standard Configuration Registers
Figure 3. Conguration Register Map
SuperI/O Control and Conguration Registers
The SuperI/O configuration registers at indexes 20h and 27h are mainly used for part identification, global power manage-
ment and the selection of pin multiplexing options. For details, see Section 2.10.
Logical Device Control and Conguration Registers
A subset of these registers is implemented for each logical device. See functional block descriptions in the following sections.
Control
The only implemented control register for each logical device is the Activate register at index 30h. Bit 0 of the Activate reg-
ister controls the activation of the associated functional block. Activation enables access to the functional block’s registers,
and attaches its system resources, which are unassigned as long as it is not activated. Other effects may apply, on a func-
tion-specific basis (such as clock enable and active pinout signaling).
Standard Conguration
The standard configuration registers manage the PnP resource allocation to the functional blocks. The I/O port base address
descriptor 0 is a pair of registers at Index 60-61h, holding the first 16-bit base address for the register set of the functional
block. An optional 16-bit second base-address (descriptor 1) at index 62-63h is used for logical devices with more than one
SuperI/O Control and
Conguration Registers
Logical Device Control and
one per Logical Device
Conguration Registers -
Index
Register Name
07h
Logical Device Number
20h
SuperI/O ID
21h
SuperI/O Conguration 1
22h
SuperI/O Conguration 2
23h
SuperI/O Conguration 3
24h
SuperI/O Conguration 4
25h
SuperI/O Conguration 5
26h
SuperI/O Conguration 6
27h
SuperI/O Revision ID
28h
SuperI/O Conguration 8
29h
SuperI/O Conguration 9
2Ah
SuperI/O Conguration A
2Bh - 2Eh
Reserved exclusively for National use
30h
Logical Device Control (Activate)
60h
I/O Base Address Descriptor 0 Bits 15-8
61h
I/O Base Address Descriptor 0 Bits 7-0
70h
Interrupt Number and Wake-Up on IRQ Enable
71h
IRQ Type Select
74h
DMA Channel Select 0
75h
DMA Channel Select 1
F0h - F9h
Device Specic Logical Device Conguration 1 to 10
(some are optional)
相关PDF资料
PDF描述
PC906N 896 MHz - 940 MHz YAGI ANTENNA, 10.65 dBi GAIN, 65 deg 3dB BEAMWIDTH
PC926N 928 MHz - 960 MHz YAGI ANTENNA, 10.65 dBi GAIN, 65 deg 3dB BEAMWIDTH
PCA.1D.694.CNAD42Z CABLE TERMINATED, FEMALE, RF CONNECTOR, SOCKET
PCA.1D.694.CNAD42 CABLE TERMINATED, FEMALE, RF CONNECTOR, SOCKET
PCA.1D.694.CNAD52Z CABLE TERMINATED, FEMALE, RF CONNECTOR, SOCKET
相关代理商/技术参数
参数描述
PC87393VJG 制造商:Texas Instruments 功能描述: 制造商:Texas Instruments 功能描述:IC, SUPER I/O DEVICE, TQFP-100, Logic Device Type:Buffer, Supply Voltage Min:3V,
PC87393-VJG 制造商:NSC 制造商全称:National Semiconductor 功能描述:100-Pin LPC SuperI/O Devices for Portable Applications
PC87410 制造商:NSC 制造商全称:National Semiconductor 功能描述:PC87410 PCI-IDE Interface Controller
PC87410VLK 制造商:Rochester Electronics LLC 功能描述:- Bulk
PC87413 制造商:NSC 制造商全称:National Semiconductor 功能描述:LPC ServerI/O for Servers and Workstations