- 您现在的位置：买卖IC网 > PDF目录224693 > PC87393F-VJG (NATIONAL SEMICONDUCTOR CORP) 100-Pin LPC SuperI/O Devices for Portable Applications PDF资料下载
参数资料
| 型号： | PC87393F-VJG |
| 厂商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分类： | 外设及接口 |
| 英文描述： | 100-Pin LPC SuperI/O Devices for Portable Applications |
| 中文描述： | MULTIFUNCTION PERIPHERAL, PQFP100 |
| 封装： | TQFP-100 |
| 文件页数： | 147/148页 |
| 文件大小： | 1733K |
| 代理商： | PC87393F-VJG |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页当前第147页第148页
6.0 Musical Instrument Digital Interface (MIDI) Port (Continued)
98
www.national.com
Figure 19. MIDI Byte Transfer Waveform
6.2.5
MIDI Signals Routing Control Logic
The MIDI Signals Routing Control Logic controls the various routing options available for the MIDI transmit and receive sig-
nals. It is controlled by the MIDI Control register (MCNTL, see Section 6.3.6). These routing options are not part of the Leg-
acy definition of the MIDI Port.
6.2.6
Operation Modes
The MIDI Port can be operated in one of the following modes:
q
Pass-Thru (Non-UART) Mode (default)
q
UART Mode.
Pass-Thru (Non-UART) Mode
After a hardware reset, the MIDI Port is in Pass-Thru mode.
In this mode, transmission is disabled by default, and all writes to the MIDI Data Out register (MDO, see Section 6.3.3) are
ignored. Transmission in this mode may be enabled by setting bit 4 of the MIDI Control register (MCNTL, see Section 6.3.6).
Receive in Pass-Thru mode is enabled, and a 16-byte Receive FIFO is available. Reading the MIDI Data In register (MDI,
see Section 6.3.2) in this mode returns the oldest data stored in the Receive FIFO. If serial data is received while the Receive
FIFO is full with data that has not yet been read, the last received data is lost, thus maintaining the data that was previously
stored in the Receive Buffer.
When in Pass-Thru mode, the MIDI Port responds to commands issued by the host, as follows:
q
3Fh puts the MIDI Port in UART mode. Also, in response to this command, the MIDI Port puts an acknowledge byte
of FEh in the Receive Buffer.
q
A0h-A7h or ABh causes the MIDI Port to put an acknowledge byte of FEh followed by a data byte of 00h in the Re-
ceive Buffer.
q
ACh causes the MIDI Port to put an acknowledge byte of FEh, followed by a data byte of 15h, in the Receive Buffer.
q
ADh causes the MIDI Port to put an acknowledge byte of FEh, followed by a data byte of 01h, in the Receive Buffer.
q
AFh causes the MIDI Port to put an acknowledge byte of FEh, followed by a data byte of 64h, in the Receive Buffer.
q
FFh resets the MIDI Port to its initial state, including all the bits of the MSTAT register. In response, the MIDI Port
puts an acknowledge of FEh in the Receive Buffer. This command is usually referred to as the MIDI Reset Command.
q
The MIDI Port responds to all other commands by putting an acknowledge byte of FEh in the Receive Buffer.
Putting the acknowledge byte of FEh is equivalent to receiving a data byte. Therefore, once an acknowledge byte is put in
the Receive Buffer, it causes the Receive Buffer Empty status flag (see Section 6.2.7) to be cleared, which may also cause
a MIDI Port interrupt request to be issued.
When the Receive FIFO is disabled, switching from Pass-Thru mode to UART mode causes data stored in the Receive Buff-
er to be lost. After switching to UART mode, the MIDI Port is blocked for receive until the acknowledge byte is read from the
Receive Buffer.
If a command is issued to the MIDI Port while the MIDI Communication Engine is in the middle of a byte transfer (the Start
bit has been transmitted or received), the execution of the command and the response are postponed until the ongoing byte
transfer is completed.
After each MIDI Port operation in Pass-Thru mode, the MIDI Status register (MSTAT, see Section 6.3.4) is updated accord-
ingly.
MIDI Signal
Data Bits
10
1
0
10
Start
Bit
Stop
Bit
32
sec
LSB
MSB
相关PDF资料 |
PDF描述 |
|---|---|
| PC906N | 896 MHz - 940 MHz YAGI ANTENNA, 10.65 dBi GAIN, 65 deg 3dB BEAMWIDTH |
| PC926N | 928 MHz - 960 MHz YAGI ANTENNA, 10.65 dBi GAIN, 65 deg 3dB BEAMWIDTH |
| PCA.1D.694.CNAD42Z | CABLE TERMINATED, FEMALE, RF CONNECTOR, SOCKET |
| PCA.1D.694.CNAD42 | CABLE TERMINATED, FEMALE, RF CONNECTOR, SOCKET |
| PCA.1D.694.CNAD52Z | CABLE TERMINATED, FEMALE, RF CONNECTOR, SOCKET |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PC87393VJG | 制造商:Texas Instruments 功能描述: 制造商:Texas Instruments 功能描述:IC, SUPER I/O DEVICE, TQFP-100, Logic Device Type:Buffer, Supply Voltage Min:3V, |
| PC87393-VJG | 制造商:NSC 制造商全称:National Semiconductor 功能描述:100-Pin LPC SuperI/O Devices for Portable Applications |
| PC87410 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:PC87410 PCI-IDE Interface Controller |
| PC87410VLK | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PC87413 | 制造商:NSC 制造商全称:National Semiconductor 功能描述:LPC ServerI/O for Servers and Workstations |
发布紧急采购，3分钟左右您将得到回复。