- 您现在的位置：买卖IC网 > PDF目录69323 > RN80532KC0412M (INTEL CORP) 2000 MHz, MICROPROCESSOR, CPGA603 PDF资料下载
参数资料
| 型号： | RN80532KC0412M |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 2000 MHz, MICROPROCESSOR, CPGA603 |
| 封装： | Interposer, Micro, PGA-603 |
| 文件页数： | 23/132页 |
| 文件大小： | 2316K |
| 代理商： | RN80532KC0412M |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页当前第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页
Intel Xeon Processor MP with up to 2MB L3 Cache
9-21
BR0#
BR[1:3]#1
I/O
I
BR[3:0]# (Bus Request) drive the BREQ[3:0]# signals in the system. The
BREQ[3:0]# signals are interconnected in a rotating manner to individual processor
pins. The tables below give the rotating interconnect between the processor and
bus signals for 2-way and 4-way systems.
During power-on configuration, the central agent must assert the BR0# bus signal.
All symmetric agents sample their BR[3:0]# pins on the active-to-inactive transition
of RESET#. The pin which the agent samples asserted determines it’s agent ID.
These signals do not have on-die termination and must be terminated at the end
agent. See the appropriate platform design guideline for additional information.
BSEL[1:0]
O
BSEL[1:0] (Bus Select) output signals are used to select the system bus frequency.
A BSEL[1:0] = “00” will select a 100 MHz bus clock frequency. The frequency is
determined by the processor(s), chipset, and frequency synthesizer capabilities. All
system bus agents must operate at the same frequency. The Intel Xeon processor
MP on the 0.13 micron process processor currently operates at 100 MHz system
bus frequencies. Individual processors will only operate at their specified front side
bus (FSB) frequency.
On baseboards which support operation only at 100 MHz bus clocks these signals
can be ignored.
See the appropriate platform design guide for implementation examples.
page 3 for output values.
COMP[1:0]
I
COMP[1:0] must be terminated to VSS on the baseboard using precision resistors.
These inputs configure the AGTL+ drivers of the processor. Refer to the appropriate
platform design guidelines and Table 14 for implementation details.
Table 52. Signal Definitions (Sheet 3 of 9)
Name
Type
Description
BR[1:0]# Signals Rotating Interconnect, 2-way system
BR2# and BR3# must not be utilized in 2-way platform designs.
BR[3:0]# Signals Rotating Interconnect, 4-way system (MP processors only)
Bus Signal
Agent 0 Pins
Agent 1 Pins
Agent 2 pins
Agent 3 pins
BREQ0#
BR0#
BR3#
BR2#
BR1#
BREQ1#
BR1#
BR0#
BR3#
BR2#
BREQ2#
BR2#
BR1#
BR0#
BR3#
BREQ3#
BR3#
BR2#
BR1#
BR0#
Bus Signal
Agent 0 Pins
Agent 1 Pins
BREQ0#
BR0#
BR1#
BREQ1#
BR1#
BR0#
相关PDF资料 |
PDF描述 |
|---|---|
| RN80532KC041512 | 32-BIT, 2000 MHz, MICROPROCESSOR, CPGA603 |
| RP0352 | GRAPHICS PROCESSOR, PQFP80 |
| RP65C02G-06 | 8-BIT, 6 MHz, MICROPROCESSOR, PDIP40 |
| RPIXP2800BC | 32-BIT, 650 MHz, RISC PROCESSOR, PBGA1356 |
| RPIXP2850BB | 32-BIT, 1400 MHz, RISC PROCESSOR, PBGA1356 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| RN80532KC041512 | 制造商:Intel 功能描述:TRAY XEON 2.0GHZ 400MZH FSB - Trays 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| RN80532KC041512 SL5Z9 | 制造商:Intel 功能描述:MPU XEON 0.13UM 2GHZ 603-PIN UFCBGA - Trays |
| RN80532KC041512 SL6EM | 制造商:Intel 功能描述:MPU XEON 0.13UM 2GHZ 603-PIN UFCBGA - Trays |
| RN80532KC041512S L5Z9 | 制造商:Intel 功能描述:MPU Xeon? Processor 0.13um 2GHz 603-Pin uFCBGA |
| RN80532KC041512S L6W6 | 制造商:Intel 功能描述:MPU Xeon? Processor 0.13um 2GHz 603-Pin uFCBGA |
发布紧急采购，3分钟左右您将得到回复。