- 您现在的位置：买卖IC网 > PDF目录69323 > RN80532KC0412M (INTEL CORP) 2000 MHz, MICROPROCESSOR, CPGA603 PDF资料下载
参数资料
| 型号： | RN80532KC0412M |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 2000 MHz, MICROPROCESSOR, CPGA603 |
| 封装： | Interposer, Micro, PGA-603 |
| 文件页数： | 35/132页 |
| 文件大小： | 2316K |
| 代理商： | RN80532KC0412M |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页当前第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页
Intel Xeon Processor MP with up to 2MB L3 Cache
1-3
Introduction
1.1
Terminology
A ‘#’ symbol after a signal name refers to an active low signal, indicating a signal is in the asserted
state when driven to a low level. For example, when RESET# is low, a reset has been requested.
Conversely, when NMI is high, a nonmaskable interrupt has occurred. In the case of signals where
the name does not imply an active state but describes part of a binary sequence (such as address or
data), the ‘#’ symbol implies that the signal is inverted. For example, D[3:0] = ‘HLHL’ refers to a
hex ‘A’, and D[3:0]# = ‘LHLH’ also refers to a hex ‘A’ (H= High logic level, L= Low logic level).
“System bus” refers to the interface between the processor, system core logic (the chipset
components), and other bus agents. The system bus is a multiprocessing interface to processors,
memory, and I/O. For this document, “system bus” is used as the generic term for the “Intel
Xeon processor MP with up to 2-MB L3 cache processor system bus”.
1.1.1
Processor Packaging Terminology
Commonly used terms are explained here for clarification:
603-Pin Socket - The connector which mates the Intel Xeon processor MP with up to 2-MB
L3 Cache in INT-mPGA package to the baseboard. The 603-pin socket is a surface mount
technology (SMT), zero insertion force (ZIF) socket utilizing solder ball attachment to the
platform. See the 603-Pin Socket Design Guidelines for details regarding this socket.
604-Pin Socket - The 604-pin socket contains an additional contact to accept the additional
keying pin on the Intel Xeon processor in the FC-mPGA2 packages at pin location AE30. The
604-pin socket will also accept processors with the INT-mPGA package. Since the additional
contact for pin AE30 is electrically inert, the 604-pin socket will not have a solder ball at this
location. Therefore, the additional keying pin will not require a baseboard via nor a surface-
mount pad.
Flip Chip Ball Grid Array (FCBGA) - Microprocessor packaging using “flip chip” design,
where the processor is attached to the substrate face-down for better signal integrity, more
efficient heat removal and lower inductance.
FC-mPGA2 - Packaging technology with the processor die mounted directly to a micro-Pin
Grid Array substrate with an integrated heat spreader (IHS).
Integrated Heat Spreader (IHS) - The surface used to attach a heatsink or other thermal
solution to the Intel Xeon processor MP with up to 2-MB L3 cache processor. The IHS will
come in two sizes for the Intel Xeon processor MP with up to 2-MB L3 cache processor, see
Section 4 for specific details.
Interposer - The structure on which the processor core package and I/O pins are mounted.
INT-mPGA - Packaging technology with the processor die on a Flip Chip Ball Grid Array
(FC-BGA) core mounted to a pinned interposer with an integrated heat spreader (IHS).
OEM - Original Equipment Manufacturer.
Processor core - The processor’s execution engine. All AC timing and signal integrity
specifications are to the pads of the processor core.
Processor Information ROM (PIROM) - A memory device located on the Intel Xeon
processor MP with up to 2-MB L3 cache processor and the Intel Xeon processor in INT-
mPGA package, accessible via the SMBus which contains information regarding the
processor’s features. This device is shared with a scratch EEPROM. The PIROM is
programmed during the manufacturing and is write-protected. See Section 6.4 for details on
the PIROM.
相关PDF资料 |
PDF描述 |
|---|---|
| RN80532KC041512 | 32-BIT, 2000 MHz, MICROPROCESSOR, CPGA603 |
| RP0352 | GRAPHICS PROCESSOR, PQFP80 |
| RP65C02G-06 | 8-BIT, 6 MHz, MICROPROCESSOR, PDIP40 |
| RPIXP2800BC | 32-BIT, 650 MHz, RISC PROCESSOR, PBGA1356 |
| RPIXP2850BB | 32-BIT, 1400 MHz, RISC PROCESSOR, PBGA1356 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| RN80532KC041512 | 制造商:Intel 功能描述:TRAY XEON 2.0GHZ 400MZH FSB - Trays 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| RN80532KC041512 SL5Z9 | 制造商:Intel 功能描述:MPU XEON 0.13UM 2GHZ 603-PIN UFCBGA - Trays |
| RN80532KC041512 SL6EM | 制造商:Intel 功能描述:MPU XEON 0.13UM 2GHZ 603-PIN UFCBGA - Trays |
| RN80532KC041512S L5Z9 | 制造商:Intel 功能描述:MPU Xeon? Processor 0.13um 2GHz 603-Pin uFCBGA |
| RN80532KC041512S L6W6 | 制造商:Intel 功能描述:MPU Xeon? Processor 0.13um 2GHz 603-Pin uFCBGA |
发布紧急采购，3分钟左右您将得到回复。