参数资料
型号: W9725G8JB-25I
厂商: WINBOND ELECTRONICS CORP
元件分类: DRAM
英文描述: DDR DRAM, PBGA84
封装: 8 X 12.50 MM, ROHS COMPLIANT, WBGA-84
文件页数: 14/86页
文件大小: 1462K
代理商: W9725G8JB-25I
W9725G8JB
Publication Release Date: Oct. 12, 2010
- 21 -
Revision A01
7.3.3
Write Command
( CS = "L", RAS = "H", CAS = "L", WE = "L", BA0, BA1 = Bank, A10 = "L", A0 to A9 = Column
Address)
The WRITE command is used to initiate a burst write access to an active row. The value on BA0, BA1
inputs selects the bank, and the A0 to A9 address inputs determine the starting column address. The
address input A10 determines whether or not Auto-precharge is used. If Auto-precharge is selected,
the row being accessed will be precharged at the end of the WRITE burst; if Auto-precharge is not
selected, the row will remain open for subsequent accesses.
7.3.4
Burst Read with Auto-precharge Command
( CS = "L", RAS = "H", CAS ="L", WE = "H", BA0, BA1 = Bank, A10 = "H", A0 to A9 = Column
Address)
If A10 is HIGH when a Read Command is issued, the Read with Auto-precharge function is engaged.
The DDR2 SDRAM starts an Auto-precharge operation on the rising edge which is (AL + BL/2) cycles
later than the read with AP command if tRAS(min) and tRTP(min) are satisfied.
7.3.5
Burst Write with Auto-precharge Command
( CS = "L", RAS = "H", CAS = "L", WE = "L", BA0, BA1 = Bank, A10 = "H", A0 to A9 = Column
Address)
If A10 is HIGH when a Write Command is issued, the Write with Auto-precharge function is engaged.
The DDR2 SDRAM automatically begins precharge operation after the completion of the burst write
plus write recovery time (WR) programmed in the mode register.
7.3.6
Precharge All Command
( CS = "L", RAS = "L", CAS = "H", WE = "L", BA0, BA1 = Dont Care, A10 = "H", A0 to A9 and
A11 =
Dont Care)
The Precharge All command precharge all banks simultaneously. Then all banks are switched to the
idle state.
7.3.7
Self Refresh Entry Command
(
CS = "L", RAS = "L", CAS = "L", WE = "H", CKE = "L", BA0, BA1, A0 to A12 = Dont Care)
The Self Refresh command can be used to retain data, even if the rest of the system is powered
down. When in the Self Refresh mode, the DDR2 SDRAM retains data without external clocking. The
DDR2 SDRAM device has a built-in timer to accommodate Self Refresh operation. ODT must be
turned off before issuing Self Refresh command, by either driving ODT pin LOW or using an EMRS
command. Once the command is registered, CKE must be held LOW to keep the device in Self
Refresh mode. The DLL is automatically disabled upon entering Self Refresh and is automatically
enabled upon exiting Self Refresh. When the DDR2 SDRAM has entered Self Refresh mode, all of the
external sig
nals except CKE, are ”Dont Care”.
The clock is internally disabled during self refresh operation to save power. The user may change the
external clock frequency or halt the external clock one clock after Self Refresh entry is registered;
however, the clock must be restarted and stable before the device can exit self refresh operation.
相关PDF资料
PDF描述
W972GG8JB-25I 256M X 8 DDR DRAM, 0.4 ns, PBGA60
W972GG8JB-18 256M X 8 DDR DRAM, 0.35 ns, PBGA60
W9751G6JB-18 32M X 16 DDR DRAM, 0.35 ns, PBGA84
W981204AH-8H 32M X 4 SYNCHRONOUS DRAM, 6 ns, PDSO54
W981216BH75L 8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54
相关代理商/技术参数
参数描述
W9725G8JB25ITR 制造商:Winbond Electronics Corp 功能描述:256M DDR2-800, X8, IND TEMP
W9725G8JB25TR 制造商:Winbond Electronics Corp 功能描述:256M DDR2-800, X8
W9725G8KB-18 制造商:Winbond Electronics 功能描述:IC MEMORY 制造商:Winbond Electronics Corp 功能描述:IC MEMORY
W9725G8KB-25 制造商:Winbond Electronics 功能描述:IC MEMORY 制造商:Winbond Electronics Corp 功能描述:IC MEMORY
W9725G8KB-25 TR 制造商:Winbond Electronics Corp 功能描述:256M DDR2-800, X8