- 您现在的位置：买卖IC网 > PDF目录68559 > W9725G8JB-25I (WINBOND ELECTRONICS CORP) DDR DRAM, PBGA84 PDF资料下载
参数资料
| 型号： | W9725G8JB-25I |
| 厂商： | WINBOND ELECTRONICS CORP |
| 元件分类： | DRAM |
| 英文描述： | DDR DRAM, PBGA84 |
| 封装： | 8 X 12.50 MM, ROHS COMPLIANT, WBGA-84 |
| 文件页数： | 26/86页 |
| 文件大小： | 1462K |
| 代理商： | W9725G8JB-25I |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页
W9725G8JB
Publication Release Date: Oct. 12, 2010
- 32 -
Revision A01
8.2
Clock Enable (CKE) Truth Table for Synchronous Transitions
CURRENT
STATE
2
CKE
COMMAND (N)
3
RAS
, CAS , WE , CS
ACTION (N)
3
NOTES
Previous Cycle
1
(N-1)
Current Cycle
1
(N)
Power Down
L
X
Maintain Power Down
11, 13, 15
L
H
DESELECT or NOP
Power Down Exit
4, 8, 11, 13
Self Refresh
L
X
Maintain Power Down
11, 15, 16
L
H
DESELECT or NOP
Self Refresh Exit
4, 5, 9, 16
Bank(s) Active
H
L
DESELECT or NOP
Active Power Down
Entry
4, 8, 10, 11,
13
All Banks Idle
H
L
DESELECT or NOP
Precharge Power Down
Entry
4, 8, 10, 11,
13
H
L
REFRESH
Self Refresh Entry
6, 9, 11, 13
H
Refer to the Command Truth Table
7
Notes:
1.
CKE (N) is the logic state of CKE at clock edge N; CKE (N
–1) was the state of CKE at the previous clock edge.
2.
Current state is the state of the DDR2 SDRAM immediately prior to clock edge N.
3.
COMMAND (N) is the command registered at clock edge N, and ACTION (N) is a result of COMMAND (N).
4.
All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
5.
On Self Refresh Exit DESELECT or NOP commands must be issued on every clock edge occurring during the tXSNR period.
Read commands may be issued only after tXSRD (200 clocks) is satisfied.
6.
Self Refresh mode can only be entered from the All Banks Idle state.
7.
Must be a legal command as defined in the Command Truth Table.
8.
Valid commands for Power Down Entry and Exit are NOP and DESELECT only.
9.
Valid commands for Self Refresh Exit are NOP and DESELECT only.
10. Power Down and Self Refresh can not be entered while Read or Write operations, (Extended) Mode Register Set
operations or Precharge operations are in progress. See section 7.9 "Power Down Mode" and section 7.3.7/7.3.8 "Self
Refresh Entry/Exit Command" for a detailed list of restrictions.
11. tCKEmin of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the
valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not
transition from its valid level during the time period of tIS + 2 x tCK + tIH.
12. The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.
See section 7.2.4.
13. The Power Down does not perform any refresh operations. The duration of Power Down Mode is therefore limited by the
refresh requirements outlined in section 7.9.
14. CKE must be maintained HIGH while the SDRAM is in OCD calibration mode.
15.
”X” means “dont care (including floating around VREF)” in Self Refresh and Power Down. However ODT must be driven
high or low in Power Down if the ODT function is enabled
(Bit A2 or A6 set to “1” in EMR (1)).
16. VREF must be maintained during Self Refresh operation.
8.3
Data Mask (DM) Truth Table
FUNCTION
DM
DQS
NOTE
Write enable
L
Valid
1
Write inhibit
H
X
1
Note:
1. Used to mask write data, provided coincident with the corresponding data.
相关PDF资料 |
PDF描述 |
|---|---|
| W972GG8JB-25I | 256M X 8 DDR DRAM, 0.4 ns, PBGA60 |
| W972GG8JB-18 | 256M X 8 DDR DRAM, 0.35 ns, PBGA60 |
| W9751G6JB-18 | 32M X 16 DDR DRAM, 0.35 ns, PBGA84 |
| W981204AH-8H | 32M X 4 SYNCHRONOUS DRAM, 6 ns, PDSO54 |
| W981216BH75L | 8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W9725G8JB25ITR | 制造商:Winbond Electronics Corp 功能描述:256M DDR2-800, X8, IND TEMP |
| W9725G8JB25TR | 制造商:Winbond Electronics Corp 功能描述:256M DDR2-800, X8 |
| W9725G8KB-18 | 制造商:Winbond Electronics 功能描述:IC MEMORY 制造商:Winbond Electronics Corp 功能描述:IC MEMORY |
| W9725G8KB-25 | 制造商:Winbond Electronics 功能描述:IC MEMORY 制造商:Winbond Electronics Corp 功能描述:IC MEMORY |
| W9725G8KB-25 TR | 制造商:Winbond Electronics Corp 功能描述:256M DDR2-800, X8 |
发布紧急采购，3分钟左右您将得到回复。