- 您现在的位置：买卖IC网 > PDF目录224505 > MT46V32M16BN-5BLIT 32M X 16 DDR DRAM, 0.7 ns, PBGA60 PDF资料下载
参数资料
| 型号： | MT46V32M16BN-5BLIT |
| 元件分类： | DRAM |
| 英文描述： | 32M X 16 DDR DRAM, 0.7 ns, PBGA60 |
| 封装： | 10 X 12.50 MM, LEAD FREE, PLASTIC, FBGA-60 |
| 文件页数： | 2/82页 |
| 文件大小： | 2855K |
| 代理商： | MT46V32M16BN-5BLIT |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页
512Mb: x4, x8, x16
DDR SDRAM
09005aef80a1d9e7
Micron Technology, Inc., reserves the right to change products or specifications without notice.
512MBDDRx4x8x16_2.fm - Rev. H 7/04 EN
10
2000 Micron Technology, Inc. All rights reserved.
A8, B9, B7,
C9, C7, D9,
D7, E9, E1,
D3, D1, C3,
C1, B3, B1,
A2
2, 4, 5,
7, 8, 10,
11, 13, 54,
56, 57, 59,
60, 62, 63,
65
DQ0–DQ2
DQ3–DQ5
DQ6–DQ8
DQ9–DQ11
DQ12–
DQ14
DQ15
I/O
Data Input/Output: Data bus for x16
–
14, 17, 25,
43, 53
NC
–
No Connect for x16
These pins should be left unconnected.
A8, B7, C7,
D7, D3, C3,
B3, A2
2, 5, 8,
11, 56, 59,
62, 65
DQ0–DQ2
DQ3–DQ5
DQ6, DQ7
I/O
Data Input/Output: Data bus for x8
B1, B9, C1,
C9, D1, D9,
E1, E7, E9,
F7
4, 7, 10,
13, 14, 16,
17, 20, 25,
43, 53, 54,
57, 60, 63,
NC
–
No Connect for x8
These pins should be left unconnected.
B7, D7, D3,
5, 11, 56,
DQ0–DQ2
I/O
Data Input/Output: Data bus for x4
B3
62
DQ3
B1, B9, C1,
C9, D1, D9,
E1, E7, E9,
F7
4, 7, 10, 13,
14, 16, 17,
20, 25, 43,
53, 54, 57,
60, 63
NC
–
No Connect for x4
These pins should be left unconnected.
A2, A8, C3,
C7
2, 8, 59, 65
NF
–
No Function for x4
These pins should be left unconnected.
E3
51
DQS
I/O
Data Strobe: Output with read data, input with write data. DQS is edge-
aligned with read data, centered in write data. It is used to capture data.
For the x16, LDQS is DQS for DQ0–DQ7 and UDQS is DQS for DQ8–DQ15.
Pin 16 (E7) is NC on x4 and x8.
E7
16
LDQS
E3
51
UDQS
F9
19, 50
DNU
–
Do Not Use: Must float to minimize noise on VREF.
B2, D2, C8,
E8, A9
3, 9, 15, 55,
61
VDDQ
Supply
DQ Power Supply: +2.5V ±0.2V (+2.6V ±0.1V for DDR400). Isolated on the
die for improved noise immunity.
A1, C2, E2,
B8, D8
6, 12, 52,
58, 64
VSSQ
Supply
DQ Ground. Isolated on the die for improved noise immunity.
F8, M7, A7
1, 18, 33
VDD
Supply
Power Supply: +2.5V ±0.2V. (+2.6V ±0.1V for DDR400)
A3, F2, M3
34, 48, 66
VSS
Supply
Ground.
F1
49
VREF
Supply
SSTL_2 reference voltage.
Table 1:
Ball/Pin Descriptions (Continued)
FBGA
NUMBERS
TSOP
NUMBERS
SYMBOL
TYPE
DESCRIPTION
Table 2:
Reserved NC Balls and Pins1
FBGA
NUMBERS
TSOP
NUMBERS
SYMBOL
TYPE
DESCRIPTION
F9
17
A13
I
Address input A13 for 1Gb devices.
NOTE:
1. NC pins not listed may also be reserved for other uses now or in the future. This table simply defines specific NC pins
deemed to be of importance.
相关PDF资料 |
PDF描述 |
|---|---|
| MT46V32M81AZ4-6T:G | 32M X 4 DDR DRAM, 0.75 ns, PDSO66 |
| MT47H128M8HV-187ELIT:E | 128M X 8 DDR DRAM, 0.35 ns, PBGA60 |
| MT47H128M8HQ-187ELAT:E | 128M X 8 DDR DRAM, 0.35 ns, PBGA60 |
| MT48LC2M32B1TG-7 | 2M X 32 SYNCHRONOUS DRAM, 5.5 ns, PDSO86 |
| MT48LC32M4A2P-7ELIT:G | 32M X 4 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
相关代理商/技术参数 |
参数描述 |
|---|
发布紧急采购，3分钟左右您将得到回复。