参数资料
型号: MT46V32M16BN-5BLIT
元件分类: DRAM
英文描述: 32M X 16 DDR DRAM, 0.7 ns, PBGA60
封装: 10 X 12.50 MM, LEAD FREE, PLASTIC, FBGA-60
文件页数: 37/82页
文件大小: 2855K
代理商: MT46V32M16BN-5BLIT
512Mb: x4, x8, x16
DDR SDRAM
09005aef80a1d9e7
Micron Technology, Inc., reserves the right to change products or specifications without notice.
512MBDDRx4x8x16_2.fm - Rev. H 7/04 EN
42
2000 Micron Technology, Inc. All rights reserved.
NOTE:
1. This table applies when CKEn-1 was HIGH and CKEn is HIGH (see Table 7 on page 41) and after
tXSNR has been met (if the
previous state was self refresh).
2. This table is bank-specific, except where noted (i.e., the current state is for a specific bank and the commands shown are
those allowed to be issued to that bank when in that state). Exceptions are covered in the notes below.
3. Current state definitions:
Idle:
The bank has been precharged, and tRP has been met.
Row Active:
A row in the bank has been activated, and tRCD has been met. No data bursts/
accesses and no register accesses are in progress.
Read:
A READ burst has been initiated, with auto precharge disabled, and has not yet
terminated or been terminated.
Write:
A WRITE burst has been initiated, with auto precharge disabled, and has not yet
terminated or been terminated.
4. The following states must not be interrupted by a command issued to the same bank. COMMAND INHIBIT or NOP com-
mands, or allowable commands to the other bank should be issued on any clock edge occurring during these states.
Allowable commands to the other bank are determined by its current state and Table 8, Truth Table – Current State
Precharging:
Starts with registration of a PRECHARGE command and ends when tRP is met. Once
tRP is met, the bank will be in the idle state.
Row Activating:
Starts with registration of an ACTIVE command and ends when tRCD is met. Once
tRCD is met, the bank will be in the “row active” state.
Read w/Auto-Precharge
Enabled:
Starts with registration of a READ command with auto precharge enabled and
ends when tRP has been met. Once tRP is met, the bank will be in the idle state.
Write w/Auto-Precharge
Enabled:
Starts with registration of a WRITE command with auto precharge enabled and
ends when tRP has been met. Once tRP is met, the bank will be in the idle state.
Table 8:
Truth Table – Current State Bank n - Command to Bank n
(Notes: 1–6; notes appear below and on next page)
CURRENT
STATE
CS#
RAS# CAS#
WE#
COMMAND/ACTION
NOTES
Any
HX
X
DESELECT (NOP/continue previous operation)
LH
H
NO OPERATION (NOP/continue previous operation)
Idle
LL
H
ACTIVE (select and activate row)
LL
L
H
AUTO REFRESH
7
LL
L
LOAD MODE REGISTER
7
Row
Active
LH
L
H
READ (select column and start READ burst)
10
LH
L
WRITE (select column and start WRITE burst)
10
LL
H
L
PRECHARGE (deactivate row in bank or banks)
8
Read
(Auto-
Precharge
Disabled)
LH
L
H
READ (select column and start new READ burst)
10
LH
L
WRITE (select column and start WRITE burst)
10, 12
LL
H
L
PRECHARGE (truncate READ burst, start PRECHARGE)
8
LH
H
L
BURST TERMINATE
9
Write
(Auto-
Precharge
Disabled)
LH
L
H
READ (select column and start READ burst)
10, 11
LH
L
WRITE (select column and start new WRITE burst)
10
LL
H
L
PRECHARGE (truncate WRITE burst, start PRECHARGE)
8, 11
相关PDF资料
PDF描述
MT46V32M81AZ4-6T:G 32M X 4 DDR DRAM, 0.75 ns, PDSO66
MT47H128M8HV-187ELIT:E 128M X 8 DDR DRAM, 0.35 ns, PBGA60
MT47H128M8HQ-187ELAT:E 128M X 8 DDR DRAM, 0.35 ns, PBGA60
MT48LC2M32B1TG-7 2M X 32 SYNCHRONOUS DRAM, 5.5 ns, PDSO86
MT48LC32M4A2P-7ELIT:G 32M X 4 SYNCHRONOUS DRAM, 5.4 ns, PDSO54
相关代理商/技术参数
参数描述