- 您现在的位置：买卖IC网 > PDF目录365968 > TSB12LV26PZ (Texas Instruments, Inc.) OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER PDF资料下载
参数资料
| 型号： | TSB12LV26PZ |
| 厂商： | Texas Instruments, Inc. |
| 英文描述： | OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER |
| 中文描述： | OHCI的山猫基于PCI的1394主控制器 |
| 文件页数： | 102/106页 |
| 文件大小： | 605K |
| 代理商： | TSB12LV26PZ |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页当前第102页第103页第104页第105页第106页
8
–
9
consecutive isochronous packets during a single isochronous period. Unless multispeed concatenation is
enabled, all packets transmitted during a single bus ownership must be of the same speed (since the speed
of the packet is set before the first packet). If multispeed concatenation is enabled (when the EMSC bit of
Phy register 5 is set), the TSB12LV32 must specify the speed code of the next concatenated packet on the
D terminals when it asserts hold on the CTL terminals at the end of a packet. The encoding for this speed
code is the same as the speed code that precedes received packet data as given in Table 8
–
11.
After sending the last packet for the current bus ownership, the TSB12LV32 releases the bus by asserting
Idle on the CTL terminals for two clock cycles. The Phy begins asserting Idle on the CTL terminals one clock
after sampling Idle from the link. Note that whenever the D and CTL terminals change direction between
the Phy and the TSB12LV32, there is an extra clock period allowed so that both sides of the interface can
operate on registered versions of the interface signals.
00
00
00
00
01
00
(f)
SPD
00
10
(g)
(e)
(d)
(c)
(b)
(a)
01
00
00
00
00
00
11
dn
d0
Link controls CTL and D
Phy CTL and D outputs are High Impedance
D0
–
D7
CTL0, CTL1
SYSCLK
NOTE: SPD = Speed code, see Table 8
–
11, d0
–
dn = Packet data
Figure 8
–
6. Normal Packet Transmission Timing
The sequence of events for a normal packet transmission is as follows:
Transmit operation initiated. The Phy asserts grant on the CTL lines followed by Idle to hand over
control of the interface to the link so that the link may transmit a packet. The Phy releases control
of the interface (i.e., it places its CTL and D outputs in a high-impedance state) following the idle
cycle.
Optional idle cycle. The link may assert at most one Idle cycle preceding assertion of either hold
or transmit. This idle cycle is optional; the link is not required to assert Idle preceding either hold
or transmit.
Optional hold cycles. The link may assert hold for up to 47 cycles preceding assertion of transmit.
These hold cycle(s) are optional; the link is not required to assert hold preceding transmit.
相关PDF资料 |
PDF描述 |
|---|---|
| TSB14AA1 | FPGA (Field-Programmable Gate Array) |
| TSB14AA1I | FPGA (Field-Programmable Gate Array) |
| TSB14AA1T | FPGA (Field-Programmable Gate Array) |
| TSB14C01MHV | IC APEX 20KE FPGA 160K 484-FBGA |
| TSB14C01HV | 5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TSB12LV26PZT | 功能描述:1394 接口集成电路 OHCI-Lynx PCI-Based Host Controller RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray |
| TSB12LV26PZTG4 | 功能描述:1394 接口集成电路 OHCI-Lynx PCI-Based IEEE1394 Host Cntrlr RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray |
| TSB12LV26TPZEP | 功能描述:1394 接口集成电路 Mil Enh OHCI-Lynx IEEE 1394 Host Cntlr RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray |
| TSB12LV31 | 制造商:TI 制造商全称:Texas Instruments 功能描述:IEEE 1394-1995 TRIPLE-CABLE TRANSCEIVER/ARBITER |
| TSB12LV31PZ | 制造商:TI 制造商全称:Texas Instruments 功能描述:IEEE 1394-1995 General-Purpose Link-Layer Controller |
发布紧急采购，3分钟左右您将得到回复。