- 您现在的位置：买卖IC网 > PDF目录365968 > TSB12LV26PZ (Texas Instruments, Inc.) OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER PDF资料下载
参数资料
| 型号： | TSB12LV26PZ |
| 厂商： | Texas Instruments, Inc. |
| 英文描述： | OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER |
| 中文描述： | OHCI的山猫基于PCI的1394主控制器 |
| 文件页数： | 29/106页 |
| 文件大小： | 605K |
| 代理商： | TSB12LV26PZ |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页当前第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页
2
–
13
2.2.7
Maint_Control Register at 1Ch
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27
29 30 31
28
PING VALUE
ACK
E
E
N
F
N
This register is used to generate test conditions. The control bits in this register allow errors to be inserted
into various places in the packets generated by this node. After the completion of error insertion, enabled
error-insertion controls are disabled. The power-up reset value of this register =
0000_0000
’
h
BIT
NUMBER
BIT NAME
FUNCTION
DIR
DESCRIPTION
0
E_HCRC
Header CRC
Error
R/W
If E_HCRC is set, the packet header CRC component of the
next primary packet generated by this node shall be in error or
shall be invalid; otherwise, this bit has no effect. After the next
packet for this node is generated, this bit will be cleared.
1
E_DCRC
Data CRC
Error
R/W
If E_DCRC is set, the packet data CRC component of the next
primary packet generated by this node shall be in error or shall
be invalid; otherwise, this bit has no effect. After the next packet
for this node is generated, this bit will be cleared to zero im-
mediately upon transmission of the erroneous CRC.
2
NO_PKT
No Packet
R/W
If NO_PKT is set, the next primary packet to be generated by
this node shall be discarded. This bit will be cleared to zero im-
mediately after the next packet for this node is discarded.
3
F_ACK
Ack Field
R/W
If F_ACK is set, the ack field shall be used within the next ac-
knowledge packet generated by this node. This bit will be
cleared to zero immediately after the next acknowledge packet
for this node is generated.
4
NO_ACK
R/W
If NO_ACK is set, the next acknowledge packet (that would
normally have been generated by this node) is not sent. This bit
will be immediately cleared to zero when the next acknowledge
packet for this node is discarded.
5
–
7
RESERVED
Reserved
8
–
15
ACK
R/W
The 8-bit ACK field contains the 8-bit acknowledge packet
(ack_code and ack_parity) to be supplied when the F_ACK bit
indicates a modified acknowledge packet is to be generated.
16
–
23
RESERVED
Reserved
24
–
31
PINGVALUE
Ping timer
value
R/W
Ping timer value. This value reflects the time it takes a node
to respond to a ping packet. The granularity of this timer is
40 ns.
相关PDF资料 |
PDF描述 |
|---|---|
| TSB14AA1 | FPGA (Field-Programmable Gate Array) |
| TSB14AA1I | FPGA (Field-Programmable Gate Array) |
| TSB14AA1T | FPGA (Field-Programmable Gate Array) |
| TSB14C01MHV | IC APEX 20KE FPGA 160K 484-FBGA |
| TSB14C01HV | 5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TSB12LV26PZT | 功能描述:1394 接口集成电路 OHCI-Lynx PCI-Based Host Controller RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray |
| TSB12LV26PZTG4 | 功能描述:1394 接口集成电路 OHCI-Lynx PCI-Based IEEE1394 Host Cntrlr RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray |
| TSB12LV26TPZEP | 功能描述:1394 接口集成电路 Mil Enh OHCI-Lynx IEEE 1394 Host Cntlr RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray |
| TSB12LV31 | 制造商:TI 制造商全称:Texas Instruments 功能描述:IEEE 1394-1995 TRIPLE-CABLE TRANSCEIVER/ARBITER |
| TSB12LV31PZ | 制造商:TI 制造商全称:Texas Instruments 功能描述:IEEE 1394-1995 General-Purpose Link-Layer Controller |
发布紧急采购，3分钟左右您将得到回复。