参数资料
型号: TSB12LV26PZ
厂商: Texas Instruments, Inc.
英文描述: OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER
中文描述: OHCI的山猫基于PCI的1394主控制器
文件页数: 97/106页
文件大小: 605K
代理商: TSB12LV26PZ
8
4
Table 8
6. Bus Request Speed Encoding
LR4
LR6
DATA RATE
000
S100
010
S200
100
S400
All Others
Invalid
NOTE:
The TSB41LV03A will accept a bus request with an invalid speed code and process
the bus request normally. However, during packet transmission for such a request,
the TSB41LV03A will ignore any data presented by the TSB12LV32 and will
transmit a null packet.
For a read register request the length of the LREQ bit stream is 9 bits as shown in Table 8
7.
Table 8
7. Read Register Request
BIT(S)
NAME
DESCRIPTION
0
Start Bit
Indicates the beginning of the transfer (always 1).
1
3
Request Type
A 100 indicating this is a read register request.
4
7
Address
Identifies the address of the Phy register to be read.
8
Stop Bit
Indicates the end of the transfer (always 0).
For a write register request the length of the LREQ bit stream is 17 bits as shown in Table 8
8.
Table 8
8. Write Register Request
BIT(S)
NAME
DESCRIPTION
0
Start Bit
Indicates the beginning of the transfer (always 1).
1
3
Request Type
A 101 indicating this is a write register request.
4
7
Address
Identifies the address of the Phy register to be written to.
8
15
Data
Gives the data that is to be written to the specified register address.
16
Stop Bit
Indicates the end of the transfer (always 0).
For an acceleration control request the length of the LREQ bit stream is 6 bits as shown in Table 8
9.
Table 8
9. Acceleration Control Request
BIT(S)
NAME
DESCRIPTION
0
Start Bit
Indicates the beginning of the transfer (always 1).
1
3
Request Type
A 110 indicating this is a acceleration control request.
4
Control
Asynchronous period arbitration acceleration is enabled if 1, and disabled if 0.
5
Stop Bit
Indicates the end of the transfer (always 0).
For fair or priority access, the TSB12LV32 sends the bus request (FairReq or PriReq) at least one clock after
the Phy-LLC interface becomes idle. If the CTL terminals are asserted to the receive state (
b10) by the Phy,
then any pending fair or priority request is lost (cleared). Additionally, the Phy ignores any fair or priority
requests if the receive state is asserted while the TSB12LV32 is sending the request. The TSB12LV32 may
then reissue the request one clock after the next interface idle.
The cycle master node uses a priority bus request (PriReq) to send a cycle start message. After receiving
or transmitting a cycle start message, the TSB12LV32 can issue an isochronous bus request (IsoReq). The
Phy will clear an isochronous request only when the serial bus has been won.
相关PDF资料
PDF描述
TSB14AA1 FPGA (Field-Programmable Gate Array)
TSB14AA1I FPGA (Field-Programmable Gate Array)
TSB14AA1T FPGA (Field-Programmable Gate Array)
TSB14C01MHV IC APEX 20KE FPGA 160K 484-FBGA
TSB14C01HV 5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER
相关代理商/技术参数
参数描述
TSB12LV26PZT 功能描述:1394 接口集成电路 OHCI-Lynx PCI-Based Host Controller RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray
TSB12LV26PZTG4 功能描述:1394 接口集成电路 OHCI-Lynx PCI-Based IEEE1394 Host Cntrlr RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray
TSB12LV26TPZEP 功能描述:1394 接口集成电路 Mil Enh OHCI-Lynx IEEE 1394 Host Cntlr RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray
TSB12LV31 制造商:TI 制造商全称:Texas Instruments 功能描述:IEEE 1394-1995 TRIPLE-CABLE TRANSCEIVER/ARBITER
TSB12LV31PZ 制造商:TI 制造商全称:Texas Instruments 功能描述:IEEE 1394-1995 General-Purpose Link-Layer Controller