- 您现在的位置：买卖IC网 > PDF目录365968 > TSB12LV26PZ (Texas Instruments, Inc.) OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER PDF资料下载
参数资料
| 型号： | TSB12LV26PZ |
| 厂商： | Texas Instruments, Inc. |
| 英文描述： | OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER |
| 中文描述： | OHCI的山猫基于PCI的1394主控制器 |
| 文件页数： | 25/106页 |
| 文件大小： | 605K |
| 代理商： | TSB12LV26PZ |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页
2
–
9
2.2.4
Interrupt/Interrupt Mask Register at 0Ch and 10h
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27
A
29 30 31
28
P
S
S
R
P
S
C
C
C
C
C
I
A
S
H
I
A
P
C
D
R
A
T
M
D
F
L
The interrupt and interrupt mask register work in tandem to inform the host bus interface when the state of
the TSB12LV32 changes. The interrupt register is at 0Ch, the interrupt mask register is at 10h. The interrupt
register powers up all 0s, however, the interrupt mask register powers up with the INT and the MCERROR
bit set, i.e. 8000_1000h. The mask bits allows individual control for each interrupt. A 1 in the mask bit field
allows the corresponding interrupt in the interrupt register to be generated. Once an interrupt is generated
it must be cleared by writing a 1 to the bit in the interrupt register. For testing, each interrupt bit can be set
manually. This is done by first setting the REGRW bit at20h and then setting the individual interrupt bit. This
is also true for bit 0 at0Ch. In this test mode, the interrupt mask register is not used and has no effect.
BIT
NUMBER
BIT NAME
FUNCTION
DIR
DESCRIPTION
0
INT
Interrupt
R/W
INT contains the value of all interrupt and interrupt mask bits
ORed together
1
PHINT
Phy chip
interrupt
R/W
When PHINT is set, the Phy has signalled an interrupt
through the Phy interface
2
PHRRX
Phy register
information
received
R/W
When PHRRX is set, a register value has been transferred to
the Phy access register (offset 24h) from the Phy interface
3
PHRST
Phy reset
started
R/W
When PHRST is set, a Phy-LLC reconfiguration has started
(1394 bus reset)
4
SELFIDEND
Self-ID
validated
R/W
Self-ID end. This bit is set at the end of the self-ID reporting
process. When this bit is set, the contentF of the bus reset
CFR at34h is valid.
5
ATSTARTED
Asynchronous
transfer started
R/W
Asynchronous transfer started. Activated when the bus has
been granted and the first quadlet from the FIFO is about to
be popped from the ATF.
6
RXGRFPKT
GRF packet
received
R/W
Receive packet to GRF. This bit is set whenever a complete
packet has been confirmed into the GRF (asynchronous or
isochronous).
7
CMDRST
CSR register
reset request
R/W
If CMDRST is set, the receiver has been sent a quadlet write
request to the Reset_Start CSR register(target address is
FFFF_F000_000Ch)
8
DMERROR
Data Mover
error
R/W
DM error. This bit will be set whenever there is an error in the
DM stream. For transmit, if the DM port is configured for byte
access and the speed code in the DM control register or the
asynchronous header register is set for 400 Mbps then this
bit will be set. Under this condition DMEN will be reset to 0
preventing further transmit. For receive this bit will be set if
there is a header or data CRC error or if the DM port is config-
ured for byte access and the data is received at 400 Mbps.
9
RXDMPKT
Data Mover
packet receive
R/W
Receive packet to DM. This bit is set whenever a packet is
received to the DM port.
10
SELFIDER
Self-ID packet
error
R/W
Set if an error in the self-ID quadlet/packet has been de-
tected.
相关PDF资料 |
PDF描述 |
|---|---|
| TSB14AA1 | FPGA (Field-Programmable Gate Array) |
| TSB14AA1I | FPGA (Field-Programmable Gate Array) |
| TSB14AA1T | FPGA (Field-Programmable Gate Array) |
| TSB14C01MHV | IC APEX 20KE FPGA 160K 484-FBGA |
| TSB14C01HV | 5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TSB12LV26PZT | 功能描述:1394 接口集成电路 OHCI-Lynx PCI-Based Host Controller RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray |
| TSB12LV26PZTG4 | 功能描述:1394 接口集成电路 OHCI-Lynx PCI-Based IEEE1394 Host Cntrlr RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray |
| TSB12LV26TPZEP | 功能描述:1394 接口集成电路 Mil Enh OHCI-Lynx IEEE 1394 Host Cntlr RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray |
| TSB12LV31 | 制造商:TI 制造商全称:Texas Instruments 功能描述:IEEE 1394-1995 TRIPLE-CABLE TRANSCEIVER/ARBITER |
| TSB12LV31PZ | 制造商:TI 制造商全称:Texas Instruments 功能描述:IEEE 1394-1995 General-Purpose Link-Layer Controller |
发布紧急采购，3分钟左右您将得到回复。