参数资料
型号: TSB12LV26PZ
厂商: Texas Instruments, Inc.
英文描述: OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER
中文描述: OHCI的山猫基于PCI的1394主控制器
文件页数: 69/106页
文件大小: 605K
代理商: TSB12LV26PZ
5
13
5.2.3
In this mode, when the link receives an isochronous packet that is addressed to it, the following sequence
of operations are performed:
Isochronous Packet Receive Without Header and Trailer
Step 1:
The packet router control logic will route the packet to the data mover. If the sync bit field
in the header quadlet matches a bit pattern in the ISYNCRCVN field of the isochronous port
register at 18h, DMPRE will be asserted high for one DMCLK cycle.
After the header is sent through, DMDONE will be asserted high for one DMCLK cycle.
DMRW is then asserted high as the data payload comes through.
After all data has been received on the DMD[0:15] lines, DMRW will be asserted low and
the trailer quadlet will then come out on the DMD[0:15] lines.
PKTFLAG is never asserted high in this mode. Figure 5
17 shows the timing diagram for this mode at
400 Mbps. Figure 5
17 shows the case where DMPRE is asserted high for one DMCLK cycle to indicate
that the sync bits of the received isochronous header matches the contents of the ISYNCRCVN field.
Step 2:
Step 3:
Trailer quadlet
Header quadlet
DMCLK
DMRW
DMD[0:15]
PKTFLAG
DMDONE
DMPRE
Figure 5
17. Isochronous Receive Without Header and Trailer
Isochronous Packet Receive With Header and Trailer
In this mode, when the link receives an isochronous packet that is addressed to it, the following sequence
of operations are performed:
5.2.4
Step 1:
The packet router control logic will route the packet to the data mover. If the sync bit field
in the header quadlet matches a bit pattern in the ISYNCRCVN field of the isochronous port
register at 18h, DMPRE will be asserted high for one DMCLK cycle. At the same time
DMDONE will be asserted high for one DMCLK cycle.
This is followed by DMRW asserted high as the packet comes through. PKTFLAG is only
asserted high when the header quadlet is being received.
After all the data payload has been received on the DMD[0:15] lines, PKTFLAG will be
asserted high again as the trailer quadlet is being received. Once the entire packet is
received, the DMRW line will be asserted low.
Figure 5
18 shows the timing diagram for this mode at 400 Mbps. Also, Figure 5
18 shows the case where
DMPRE is asserted high for one DMCLK cycle to indicate that the sync bits of the received isochronous
header matches the contents of the ISYNCRCVN field.
Step 2:
Step 3:
DMCLK
DMRW
DMD[0:15]
PKTFLAG
DMDONE
DMPRE
Trailer quadlet
Header quadlet
Figure 5
18. Isochronous Receive With Header and Trailer
相关PDF资料
PDF描述
TSB14AA1 FPGA (Field-Programmable Gate Array)
TSB14AA1I FPGA (Field-Programmable Gate Array)
TSB14AA1T FPGA (Field-Programmable Gate Array)
TSB14C01MHV IC APEX 20KE FPGA 160K 484-FBGA
TSB14C01HV 5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER
相关代理商/技术参数
参数描述
TSB12LV26PZT 功能描述:1394 接口集成电路 OHCI-Lynx PCI-Based Host Controller RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray
TSB12LV26PZTG4 功能描述:1394 接口集成电路 OHCI-Lynx PCI-Based IEEE1394 Host Cntrlr RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray
TSB12LV26TPZEP 功能描述:1394 接口集成电路 Mil Enh OHCI-Lynx IEEE 1394 Host Cntlr RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray
TSB12LV31 制造商:TI 制造商全称:Texas Instruments 功能描述:IEEE 1394-1995 TRIPLE-CABLE TRANSCEIVER/ARBITER
TSB12LV31PZ 制造商:TI 制造商全称:Texas Instruments 功能描述:IEEE 1394-1995 General-Purpose Link-Layer Controller