- 您现在的位置：买卖IC网 > PDF目录365968 > TSB12LV26PZ (Texas Instruments, Inc.) OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER PDF资料下载
参数资料
| 型号： | TSB12LV26PZ |
| 厂商： | Texas Instruments, Inc. |
| 英文描述： | OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER |
| 中文描述： | OHCI的山猫基于PCI的1394主控制器 |
| 文件页数： | 16/106页 |
| 文件大小： | 605K |
| 代理商： | TSB12LV26PZ |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页
1
–
8
1.5.1
STAT0, STAT1 and STAT2 terminals can be independently programmed to show one of fourteen possible
internal hardware status. The controls for the STAT terminals are in the
Diagnostic
register at address 20h
of the CFR register. STAT0 is controlled by STATSEL0(bits 16
–
19), STAT1 is controlled by bits
STATSEL1(bits 20
–
23), and STAT2 is controlled by STATSEL2 (bits 24
–
27). Refer to Table 1
–
2 for
programming the STAT terminals.
STAT0, STAT1, and STAT2 Programming
Table 1
–
2. STAT Terminals Programming
STATSEL0,
STATSEL1, or
STATSEL2
STAT0/STAT1/STAT2
DESCRIPTION
0
0
0
0
Reserved
Reserved
0
0
0
1
ATFFULL
ATF is full. Bit 12 in CFR at 30h.
0
0
1
0
Bus Reset
1394 Bus reset. Bit 3 in CFR at 0Ch
0
0
1
1
Arbitration reset gap
Bit 26 in CFR at 0Ch
0
1
0
0
CYCLEOUT
Cycle out. This is the link
’
s cycle clock. It is based on the timer
controls and the received cycle-start messages.
0
1
0
1
RXDMPKT
Packet received to DM interrupt. Activated at the end of a received
packet. Bit 9 in CFR at 0Ch
0
1
1
0
RXGRFPKT
Packet received to GRF interrupt. Activated at the end of a received
packet. . Bit 6 of CFR at 0Ch
0
1
1
1
BX_BUSY
Byte busy. This represents the OR of bits 0
–
3 of CFR at 20h
1
0
0
0
SUBGP
Subaction gap. Activated upon detection of a subaction gap. Bit 27
in CFR at 0Ch
1
0
0
1
CYCLE_DONE
Cycle done. Indicates the end of the isochronous period. This
happens when a subaction gap has been detected.
1
0
1
0
ATSTARTED
(default setting for STAT1)
Activated when an asynchronous packet transfer has started from
the ATF. Bit 5 in CFR at 0Ch
1
0
1
1
DMACKERR
DM acknowledge was not Complete. Bit 17 in CFR at 0Ch
1
1
0
0
DMEN
DM enable. Bit 26 in CFR at 04h
1
1
0
1
GRFEMPTY
(default setting for STAT2)
GRF is empty. Bit 15 in CFR at 30h.
1
1
1
0
Reserved
Reserved
1
1
1
1
Reserved
Reserved
1.6
Ordering Information
TEMPERATURE
ORDERING NUMBER
TOP-SIDE MARKING
PACKAGE
–
40
°
C to 110
°
C
TSB12LV32TPZEP
TSB12LV32TEP
100-Terminal PQFP
相关PDF资料 |
PDF描述 |
|---|---|
| TSB14AA1 | FPGA (Field-Programmable Gate Array) |
| TSB14AA1I | FPGA (Field-Programmable Gate Array) |
| TSB14AA1T | FPGA (Field-Programmable Gate Array) |
| TSB14C01MHV | IC APEX 20KE FPGA 160K 484-FBGA |
| TSB14C01HV | 5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TSB12LV26PZT | 功能描述:1394 接口集成电路 OHCI-Lynx PCI-Based Host Controller RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray |
| TSB12LV26PZTG4 | 功能描述:1394 接口集成电路 OHCI-Lynx PCI-Based IEEE1394 Host Cntrlr RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray |
| TSB12LV26TPZEP | 功能描述:1394 接口集成电路 Mil Enh OHCI-Lynx IEEE 1394 Host Cntlr RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray |
| TSB12LV31 | 制造商:TI 制造商全称:Texas Instruments 功能描述:IEEE 1394-1995 TRIPLE-CABLE TRANSCEIVER/ARBITER |
| TSB12LV31PZ | 制造商:TI 制造商全称:Texas Instruments 功能描述:IEEE 1394-1995 General-Purpose Link-Layer Controller |
发布紧急采购，3分钟左右您将得到回复。