参数资料
型号: TSB12LV26PZ
厂商: Texas Instruments, Inc.
英文描述: OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER
中文描述: OHCI的山猫基于PCI的1394主控制器
文件页数: 60/106页
文件大小: 605K
代理商: TSB12LV26PZ
5
4
5.1
The data mover has eight modes of operation. There are four modes for transmit and four modes for receive.
Data Mover Data Flow Diagram
Definitions
Data mover port configured to operate in transmit mode means that the packet data is received
through the data mover port and forwarded (unbuffered) to the link core transmit logic to be sent
to the physical layer device (Phy), which will, in turn,
transmit
the data onto the 1394 bus.
Data mover port configured to operate in receive mode means that the packet data is
received
by the link core receive logic from the 1394 bus through the Phy. The data is then routed by the
link core to the data mover port without any internal buffering.
5.1.1
In all the isochronous receive modes, the packet header information is always loaded into the header
registers. The packet header quadlet is loaded into the Header0 register at 38h and the packet trailer quadlet
is loaded into the trailer register at 48h.
Isochronous Receive
5.1.1.1
Isochronous Packet Receive Without Header and Trailer
Step 1:
Isochronous packet is received through the receiver logic of the link core
Step 2:
The packet header is stripped off from the packet and loaded into the header0 register at
38h.
Step 3:
Packet data (payload only) is routed directly to the DM port without any buffering.
Step 4:
Trailer quadlet is loaded into the trailer register at 48h
CFR REGISTER
Step 1
Data
Mover
Port
Header0 Register at 38h
Trailer Register at 48h
LINK CORE
Transmitter
Receiver
Step 2
Step 4
Step 3 (Packet Data)
Packet received from
1394 bus through the
Phy
Figure 5
5. Isochronous Receive Without Header and Trailer
5.1.1.2
Isochronous Packet Receive With Header and Trailer
Step 1:
Isochronous packet is received through the receiver block of the link core.
Step 2:
The header quadlet is both loaded into the header0 register at 38h and routed to the DM
port without any buffering.
Step 3:
Packet data (payload only) is sent directly through the DM port only.
Step 4:
Trailer quadlet is loaded into the trailer register at 48h. It is also forwarded to the DM port.
相关PDF资料
PDF描述
TSB14AA1 FPGA (Field-Programmable Gate Array)
TSB14AA1I FPGA (Field-Programmable Gate Array)
TSB14AA1T FPGA (Field-Programmable Gate Array)
TSB14C01MHV IC APEX 20KE FPGA 160K 484-FBGA
TSB14C01HV 5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER
相关代理商/技术参数
参数描述
TSB12LV26PZT 功能描述:1394 接口集成电路 OHCI-Lynx PCI-Based Host Controller RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray
TSB12LV26PZTG4 功能描述:1394 接口集成电路 OHCI-Lynx PCI-Based IEEE1394 Host Cntrlr RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray
TSB12LV26TPZEP 功能描述:1394 接口集成电路 Mil Enh OHCI-Lynx IEEE 1394 Host Cntlr RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray
TSB12LV31 制造商:TI 制造商全称:Texas Instruments 功能描述:IEEE 1394-1995 TRIPLE-CABLE TRANSCEIVER/ARBITER
TSB12LV31PZ 制造商:TI 制造商全称:Texas Instruments 功能描述:IEEE 1394-1995 General-Purpose Link-Layer Controller