参数资料
型号: TSB12LV26PZ
厂商: Texas Instruments, Inc.
英文描述: OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER
中文描述: OHCI的山猫基于PCI的1394主控制器
文件页数: 68/106页
文件大小: 605K
代理商: TSB12LV26PZ
5
12
DMCLK
DMRW
DMD[0:15]
DMREADY
DMPRE
DMDONE
Figure 5
15. Isochronous Transmit With Auto Header Insertion at 100 Mbps
5.2.2
Upon receiving a high on DMREADY, the following sequence of operations is performed:
Isochronous Transmit Without Automatic Header Insertion
Step 1:
DMDONE will be asserted low (deactivated) at the next DMCLK cycle.
Step 2:
DMPRE will pulse for one DMCLK cycle before the first header quadlet is sent.
Step 3:
The data mover will fetch the header by asserting DMRW high.
Step 4:
The data mover will then load the header into the header0 register and request the data
to be transmitted out on the 1394 bus by the link core.
Step 5:
The link will fetch the header.
Step 6:
DMPRE will pulse for one DMCLK cycle before the first data quadlet is sent.
Step 7:
The data mover will then begin to fetch the data payload by asserting DMRW high.
Step 8:
When the last data quadlet has been fetched by the link, the data mover will check if the
number of channels specified by the control registers have been sent. If all channels have
been sent the data mover will wait for a subaction gap to occur before asserting DMDONE
high to indicate the end of the cycle. Otherwise the DM will fetch the next header and load
it into the next header register and then begin fetching the data payload until all channels
are complete.
Figure 5
16 shows the timing diagram for this mode at a data transmit rate of 400 Mbps. The dashed
sections indicate repetitive behaviour (when the payload is more than two quadlets long).
DMCLK
DMRW
DMD[0:15]
DMREADY
DMPRE
DMDONE
Figure 5
16. Isochronous Transmit Without Auto Header Insertion
相关PDF资料
PDF描述
TSB14AA1 FPGA (Field-Programmable Gate Array)
TSB14AA1I FPGA (Field-Programmable Gate Array)
TSB14AA1T FPGA (Field-Programmable Gate Array)
TSB14C01MHV IC APEX 20KE FPGA 160K 484-FBGA
TSB14C01HV 5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER
相关代理商/技术参数
参数描述
TSB12LV26PZT 功能描述:1394 接口集成电路 OHCI-Lynx PCI-Based Host Controller RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray
TSB12LV26PZTG4 功能描述:1394 接口集成电路 OHCI-Lynx PCI-Based IEEE1394 Host Cntrlr RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray
TSB12LV26TPZEP 功能描述:1394 接口集成电路 Mil Enh OHCI-Lynx IEEE 1394 Host Cntlr RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray
TSB12LV31 制造商:TI 制造商全称:Texas Instruments 功能描述:IEEE 1394-1995 TRIPLE-CABLE TRANSCEIVER/ARBITER
TSB12LV31PZ 制造商:TI 制造商全称:Texas Instruments 功能描述:IEEE 1394-1995 General-Purpose Link-Layer Controller