参数资料
型号: TSB12LV26PZ
厂商: Texas Instruments, Inc.
英文描述: OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER
中文描述: OHCI的山猫基于PCI的1394主控制器
文件页数: 76/106页
文件大小: 605K
代理商: TSB12LV26PZ
6
1
6 FIFO Memory Access
Access to all FIFO memories is fundamentally the same, only the addresses to where the write is made
changes. Figure 6
1 shows the FIFO-address access map. The FIFO is separated into an asynchronous
transmit FIFO (ATF) and a general receive FIFO (GRF), each of 517 quadlets (2 Kbytes). Since
asynchronous packets may also be transmitted through the data mover port and the ATF always has priority
and its data wil be transmitted first.
0
1 2 3 4 5 6 7 8 9 10 11 1213 14 15 16 1718 19 20 21 2223 24 25 26 27 28 29 30 31
50h
ATF_First
ATF_Continue
ATF_Continue & Update
GRF Data
54h
58h
5Ch
60h
64h
68h
ATF_First_Update
ATF_Burst_Write
Reserved
Figure 6
1. TSB12LV32 Controller-FIFO-Access Address Map
6.1
The suffix _First denotes a write to the FIFO location where the first quadlet of a packet should be written
when the writer wants to transmit the packet. The first quadlet is held in the FIFO until a quadlet is written
to an update location. The suffix _Continue denotes a write to the FIFO location where the second through
n-1 quadlets of a packet should be written. The second through n-1 quadlets are held in the FIFO until a
quadlet is written to an update location. The suffix_Continue & Update denotes a write to the FIFO location
where the last quadlet of a multiple quadlet packet should be written.
6.2
ATF Access
The procedure for accessing the ATF for a quadlet write operation is accomplished in three successive
steps. To ensure that an ATF underflow condition does not occur, loading of the ATF in the following manner
is highly recommended:
General
First Quadlet of the Packet
Successive (N
1) Quadlets of the Packet
Last (Nth) Quadlet of the Packet
Figure 6
2. Asynchronous Packet With N Quadlets (ATV Loading Operation)
Each quadlet can be written into the ATF register on byte (8-bit) boundary or word (16-bit) boundary. To write
to the ATF in a byte fashion, the following steps should be followed:
Step 1:
Writing the first quadlet of the packet:
a)
Write the first 8-bits of the quadlet to ATF location 50h.
b)
Write the second 8-bits of the quadlet to ATF location 51h.
c)
Write the third 8-bits of the quadlet to ATF location 52h.
d)
Write the fourth 8-bits of the quadlet to ATF location 53h.
The data is not yet confirmed for transmission.
相关PDF资料
PDF描述
TSB14AA1 FPGA (Field-Programmable Gate Array)
TSB14AA1I FPGA (Field-Programmable Gate Array)
TSB14AA1T FPGA (Field-Programmable Gate Array)
TSB14C01MHV IC APEX 20KE FPGA 160K 484-FBGA
TSB14C01HV 5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER
相关代理商/技术参数
参数描述
TSB12LV26PZT 功能描述:1394 接口集成电路 OHCI-Lynx PCI-Based Host Controller RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray
TSB12LV26PZTG4 功能描述:1394 接口集成电路 OHCI-Lynx PCI-Based IEEE1394 Host Cntrlr RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray
TSB12LV26TPZEP 功能描述:1394 接口集成电路 Mil Enh OHCI-Lynx IEEE 1394 Host Cntlr RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray
TSB12LV31 制造商:TI 制造商全称:Texas Instruments 功能描述:IEEE 1394-1995 TRIPLE-CABLE TRANSCEIVER/ARBITER
TSB12LV31PZ 制造商:TI 制造商全称:Texas Instruments 功能描述:IEEE 1394-1995 General-Purpose Link-Layer Controller