- 您现在的位置：买卖IC网 > PDF目录365968 > TSB12LV26PZ (Texas Instruments, Inc.) OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER PDF资料下载
参数资料
| 型号： | TSB12LV26PZ |
| 厂商： | Texas Instruments, Inc. |
| 英文描述： | OHCI-Lynx PCI-BASED IEEE 1394 HOST CONTROLLER |
| 中文描述： | OHCI的山猫基于PCI的1394主控制器 |
| 文件页数： | 26/106页 |
| 文件大小： | 605K |
| 代理商： | TSB12LV26PZ |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页
2
–
10
BIT
NUMBER
DESCRIPTION
DIR
FUNCTION
BIT NAME
11
LINKON
Link-ON detect
R/W
Set if a link-on pulse is detected on the LINKON input termi-
nal. This bit should be used by software to reactivate the LPS
output to the Phy.
12
ATSTK
Transmitter is
stuck (AT)
R/W
When ATSTK is set, the transmitter has detected invalid data
at the asynchronous transmit-FIFO interface. If the first
quadlet of a packet is not written to the ATF_First or
ATF_First&Update, the underflow of the ATF also causes an
ATStuck interrupt. When this state is entered, no asynchro-
nous packets can be sent until the ATF is cleared by way of
the CLR ATF control bit. Isochronous packets can be sent
while in this state.
13
ATFEMPTY
ATF empty
interrupt
R/W
ATFEMPTY. This bit is set to 1 when the ATF is empty.
14
SNTRJ
Busy
acknowledge
sent by receiver
R/W
When SNTRJ is set, the receiver is forced to send a busy ac-
knowledge to a packet addressed to this node because the
GRF overflowed.
15
HDRERR
Header error
R/W
When HDRERR is set, the receiver detected a header CRC
error on an incoming packet that may have been addressed
to this node.
16
TCERR
Transaction
code error
R/W
When TCERR is set, the transmitter detected an invalid
transaction code in the data at the transmit-FIFO interface.
17
DMACKERR
Data Mover
acknowledge
error
R/W
DM acknowledge error. Set to 1 when the acknowledge re-
ceived is not
ack complete
. When this occurs, DMEN(bit 26)
of the DM Control CFR at04h will be reset to 0 and no more
asynchronous transmit from the DM port will be allowed to
take place until DMEN is set to 1.
18
FIFOACK
FIFO
acknowledge
interrupt
R/W
FIFO ack interrupt. This bit will be set when an acknowledge
from a previous ATF transmit has been received.
19
MCERROR
Micro-interface
error
R/W
Micro-interface error. Set whenever the microcontroller write
protocol is violated.
20
CYSEC
Cycle second
incremented
R/W
When CYSEC is set, the cycle-second field in the cycle timer
register has incremented. This occurs about every second
when the cycle timer is enabled.
21
CYST
Cycle started
R/W
When CYST is set, the transmitter has sent or the receiver
has received a cycle-start packet.
22
CYDNE
Cycle done
R/W
When CYDNE is set, an arbitration gap has been detected
on the bus after the transmission or reception of a cycle-start
packet. This indicates that the isochronous cycle is over.
23
RESERVED
RESERVED
24
CYLST
Cycle lost
R/W
When CYLST is set, the cycle timer has rolled over twice
without the reception of a cycle-start packet. This occurs
only when this node is not the cycle master. All isochronous
traffic stop once CYLST is set. However, asynchronous and
asynchronous streaming traffic will not be affected.
25
CARBFL
Cycle
arbitration failed
R/W
When CARBFL is set, the arbitration to send a cycle-start
packet has failed.
26
ARBGP
Arbitration gap
R/W
When ARBGP is set, the serial bus has been idle for an ar-
bitration reset gap.
相关PDF资料 |
PDF描述 |
|---|---|
| TSB14AA1 | FPGA (Field-Programmable Gate Array) |
| TSB14AA1I | FPGA (Field-Programmable Gate Array) |
| TSB14AA1T | FPGA (Field-Programmable Gate Array) |
| TSB14C01MHV | IC APEX 20KE FPGA 160K 484-FBGA |
| TSB14C01HV | 5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TSB12LV26PZT | 功能描述:1394 接口集成电路 OHCI-Lynx PCI-Based Host Controller RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray |
| TSB12LV26PZTG4 | 功能描述:1394 接口集成电路 OHCI-Lynx PCI-Based IEEE1394 Host Cntrlr RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray |
| TSB12LV26TPZEP | 功能描述:1394 接口集成电路 Mil Enh OHCI-Lynx IEEE 1394 Host Cntlr RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray |
| TSB12LV31 | 制造商:TI 制造商全称:Texas Instruments 功能描述:IEEE 1394-1995 TRIPLE-CABLE TRANSCEIVER/ARBITER |
| TSB12LV31PZ | 制造商:TI 制造商全称:Texas Instruments 功能描述:IEEE 1394-1995 General-Purpose Link-Layer Controller |
发布紧急采购，3分钟左右您将得到回复。