- 您现在的位置：买卖IC网 > PDF目录202173 > V59C1G01808QALF19E (PROMOS TECHNOLOGIES INC) 128M X 8 DDR DRAM, BGA68 PDF资料下载
参数资料
| 型号： | V59C1G01808QALF19E |
| 厂商： | PROMOS TECHNOLOGIES INC |
| 元件分类： | DRAM |
| 英文描述： | 128M X 8 DDR DRAM, BGA68 |
| 封装： | ROHS COMPLIANT, FBGA-68 |
| 文件页数： | 3/79页 |
| 文件大小： | 1028K |
| 代理商： | V59C1G01808QALF19E |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页
11
ProMOS TECHNOLOGIES
V59C1G01(408/808/168)QA
V59C1G01(408/808/168)QA Rev. 1.3 June 2008
DDR2 SDRAM Extended Mode Register Set
EMRS(1)
The extended mode register(1) stores the data for enabling or disabling the DLL, output driver strength, ODT
value selection and additive latency. The default value of the extended mode register is not defined, therefore
the extended mode register must be written after power-up for proper operation Extended mode register(1)
.
is written by asserting low on CS, RAS, CAS, WE and high on BA0 and low on BA1, and controlling rest of
pins A0 ~ A13. The DDR2 SDRAM should be in all bank precharge with CKE already high prior to writing into
the extended mode register. The mode register set command cycle time (tMRD) must be satisfied to com-
plete the write operation to the extended mode register. Mode register contents can be changed using the
same command and clock cycle requirements during normal operation as long as all banks are in the pre-
charge state. A0 is used for DLL enable or disable. A1 is used for enabling a half strength data-output driver.
A3~A5 determines the additive latency, A2 and A6 are used for ODT value selection, A7~A9 are used for
OCD control, A10 is used for DQS# disable and A11 is used for RDQS enable.
DLL Enable/Disable
The DLL must be enabled for normal operation. DLL enable is required during power up initialization, and
upon returning to normal operation after having the DLL disabled. The DLL is automatically disabled when
entering self refresh operation and is automatically re-enabled upon exit of self refresh operation. Any time
the DLL is enabled (and subsequently reset), 200 clock cycles must occur before a Read command can be
issued to allow time for the internal clock to be synchronized with the external clock. Failing to wait for syn-
chronization to occur may result in a violation of the tAC or tDQSCK parameters.
相关PDF资料 |
PDF描述 |
|---|---|
| V59C1G01808QALF37E | 128M X 8 DDR DRAM, BGA68 |
| V59C1G01808QAUF37H | 128M X 8 DDR DRAM, PBGA68 |
| V59C1512804QALP19A | 64M X 8 DDR DRAM, PBGA68 |
| V59C1512804QAUF19AI | 64M X 8 DDR DRAM, PBGA68 |
| V59C1512804QAUP19AH | 64M X 8 DDR DRAM, PBGA68 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| V5A010CB | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 PIN PLUNGER |
| V5A010CB | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 PIN PLUNGER |
| V5A010CB4D | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER |
| V5A010CB4D | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER |
| V5A010CB4E | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER |
发布紧急采购，3分钟左右您将得到回复。