- 您现在的位置：买卖IC网 > PDF目录202173 > V59C1G01808QALF19E (PROMOS TECHNOLOGIES INC) 128M X 8 DDR DRAM, BGA68 PDF资料下载
参数资料
| 型号： | V59C1G01808QALF19E |
| 厂商： | PROMOS TECHNOLOGIES INC |
| 元件分类： | DRAM |
| 英文描述： | 128M X 8 DDR DRAM, BGA68 |
| 封装： | ROHS COMPLIANT, FBGA-68 |
| 文件页数： | 7/79页 |
| 文件大小： | 1028K |
| 代理商： | V59C1G01808QALF19E |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页
15
ProMOS TECHNOLOGIES
V59C1G01(408/808/168)QA
V59C1G01(408/808/168)QA Rev. 1.3 June 2008
Extended Mode Register Set for OCD impedance adjustment
OCD impedance adjustment can be done using the following EMRS mode. In drive mode all outputs are
driven out by DDR2 SDRAM and drive of RDQS is dependent on EMRS bit enabling RDQS operation. In
Drive(1) mode, all DQ, DQS (and RDQS) signals are driven high and all DQS (and RDQS) signals are driven
low. In Drive(0) mode, all DQ, DQS (and RDQS) signals are driven low and all DQS (and RDQS) signals are
driven high. In adjust mode, BL = 4 of operation code data must be used. In case of OCD calibration default,
output driver characteristics have a nominal impedance value of 18 Ohms during nominal temperature and
voltage conditions. Output driver characteristics for OCD calibration default are specified in the following
table. OCD applies only to normal full strength output drive setting defined by EMRS and if half strength is
set, OCD default driver characteristics are not applicable. When OCD calibration adjust mode is used, OCD
default output driver characteristics are not applicable. After OCD calibration is completed or driver strength is
set to default, subsequent EMRS commands not intended to adjust OCD characteristics must specify A7~A9
as ’000’ in order to maintain the default or calibrated value.
Off- Chip-Driver program
A9
A8
A7
Operation
0
OCD calibration mode exit
0
1
Drive(1) DQ, DQS, (RDQS) high and DQS, (RDQS) low
0
1
0
Drive(0) DQ, DQS, (RDQS) low and DQS, (RDQS) high
1
0
Adjust mode
1
OCD calibration default
OCD impedance adjust
To adjust output driver impedance, controllers must issue the ADJUST EMRS command along with a 4 bit
burst code to DDR2 SDRAM as in the following table. For this operation, Burst Length has to be set to BL = 4
via MRS command before activating OCD and controllers must drive the burst code to all DQs at the same
time. DT0 is the table means all DQ bits at bit time 0, DT1 at bit time 1, and so forth. The driver output imped-
ance is adjusted for all DDR2 SDRAM DQs simultaneously and after OCD calibration, all DQs of a given
DDR2 SDRAM will be adjusted to the same driver strength setting. The maximum step count for adjustment
is 8 and when the limit is reached, further increment or decrement code has no effect. The default setting may
be any step within the 8 step range.
相关PDF资料 |
PDF描述 |
|---|---|
| V59C1G01808QALF37E | 128M X 8 DDR DRAM, BGA68 |
| V59C1G01808QAUF37H | 128M X 8 DDR DRAM, PBGA68 |
| V59C1512804QALP19A | 64M X 8 DDR DRAM, PBGA68 |
| V59C1512804QAUF19AI | 64M X 8 DDR DRAM, PBGA68 |
| V59C1512804QAUP19AH | 64M X 8 DDR DRAM, PBGA68 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| V5A010CB | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 PIN PLUNGER |
| V5A010CB | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 PIN PLUNGER |
| V5A010CB4D | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER |
| V5A010CB4D | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER |
| V5A010CB4E | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER |
发布紧急采购，3分钟左右您将得到回复。