参数资料
型号: V59C1G01808QALF19E
厂商: PROMOS TECHNOLOGIES INC
元件分类: DRAM
英文描述: 128M X 8 DDR DRAM, BGA68
封装: ROHS COMPLIANT, FBGA-68
文件页数: 55/79页
文件大小: 1028K
代理商: V59C1G01808QALF19E
59
ProMOS TECHNOLOGIES
V59C1G01(408/808/168)QA
V59C1G01(408/808/168)QA Rev. 1.3 June 2008
NOTE 1 The typical value of VOX(AC) is expected to be about 0.5 x VDDQ of the transmitting
device and VOX(AC) is expected to track variations in VDDQ . VOX(AC) indicates the voltage at which
differential output signals must cross.
Overshoot/undershoot specification
Differential input AC logic level
Symbol
Parameter
Min.
Max.
Units
Notes
V
ID (ac)
ac differential input voltage
0.5
VDDQ + 0.6
V
1
V
IX (ac)
ac differential crosspoint voltage
0.5 x VDDQ - 0.175
0.5 x VDDQ + 0.175
V
2
Dif ferential AC output parameters
Symbol
Parameter
Min.
Max.
Units
Notes
V
OX (ac)
ac differential crosspoint voltage
0.5 x VDDQ - 0.125
0.5 x VDDQ + 0.125
V
1
AC overshoot/undershoot specification for address and control pins:
A0-A15, BA0-BA2, CS, RAS, CAS, WE, CKE, ODT
Parameter
Specification
DDR2-667
DDR2-800
Maximum peak amplitude allowed for overshoot area (See Figure 74):
0.5(0.9)1 V
Maximum peak amplitude allowed for undershoot area (See Figure 74):
0.5(0.9)1 V
Maximum overshoot area above VDD (See Figure 74).
0.8 V-ns
0.66 V-ns
Maximum undershoot area below VSS (See Figure 74).
0.8 V-ns
0.66 V-ns
NOTE 1
The maximum requirements for peak amplitude were reduced from 0.9V to 0.5V. Register vendor data sheets will spec-
ify the maximum over/undershoot induced in specific RDIMM applications. DRAM vendor data sheets will also specify the maxi-
mum overshoot/undershoot that their DRAM can tolerate. This will allow the RDIMM supplier to understand whether the DRAM
can tolerate the overshoot that the register will induce in the specific RDIMM application.
VDDQ
Crossing point
VSSQ
VTR
VCP
VID
VIX or VOX
Differenti al signal levels
NOTE 1
VID(AC) specifies the input differential voltage |VTR -VCP | required for switching, where VTR is
the true input signal (such as CK, DQS, LDQS or UDQS) and VCP is the complementary input signal
(such as CK, DQS, LDQS or UDQS). The minimum value is equal to V IH(AC) - V IL(AC).
NOTE 2
The typical value of VIX(AC) is expected to be about 0.5 x VDDQ of the transmitting device and
VIX(AC) is expected to track variations in VDDQ. VIX(AC) indicates the voltage at which differential input
signals must cross.
AC & DC operating conditions (cont'd)
相关PDF资料
PDF描述
V59C1G01808QALF37E 128M X 8 DDR DRAM, BGA68
V59C1G01808QAUF37H 128M X 8 DDR DRAM, PBGA68
V59C1512804QALP19A 64M X 8 DDR DRAM, PBGA68
V59C1512804QAUF19AI 64M X 8 DDR DRAM, PBGA68
V59C1512804QAUP19AH 64M X 8 DDR DRAM, PBGA68
相关代理商/技术参数
参数描述
V5A010CB 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 PIN PLUNGER
V5A010CB 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 PIN PLUNGER
V5A010CB4D 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER
V5A010CB4D 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER
V5A010CB4E 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER