参数资料
型号: HSP50216KIZ
厂商: Intersil
文件页数: 17/58页
文件大小: 0K
描述: IC DOWNCONVERTER DGTL 4CH 196BGA
标准包装: 1
功能: 降频器
RF 型: W-CDMA
封装/外壳: 196-LFBGA
包装: 托盘
HSP50216
Instruction Bit Fields
INSTRUCTION BIT FIELDS
BIT
POSITIONS
8:0
FUNCTION
Instruction
Instruction Field Bit Mapping
DESCRIPTION
Bit
8
7
6
5
4
3
2
1
0
Type
WAIT
0
0
X
X
X
X
C
C
C
FIR
0
1
Start
IncrRS
DecrSel DecrEn
LdLp
DecrLp
EnU/C
JUMP
1
J
J
J
J
J
C
C
C
(NOPs and loading the loop counter are special cases of the FIR instruction).
XXXX
JJJJJ
CCC
000
001
010
011
100
101
110
111
Start
IncrRS
= ignored.
= jump destination (sequence step number).
= condition code.
= (waitcount ≥ threshold) -- See IWA = *00Ch, bits 9:0 for threshold details.
= waitcount ≥ threshold -- See IWA = *00Ch, bits 9:0 for threshold details.
= loop counter ≠ 0.
= loop counter = 0.
= RSCO Tab (RSCO - resampler NCO carry output).
= RSCO.
= sync (if enabled) or μ P controlled bit.
= always.
= load parameters and start filter computation, set to zero for no-ops, loop counter loads.
= increment resampler during this filter.
Increments on start or at each FIR output depending on μ Pcontrol bit.
DecrSel = selects between two decrement values for the wait counter.
DecrEn
LdLp
DecrLp
EnU/C
= decrement wait count on starting this instruction.
= load loop counter with the data in the I(20:9) bit field.
The start bit should not be set when this bit is set.
= decrement loop counter on starting this instruction.
= enable U/C counter with this FIR.
This multiplies the data by 1, j, -1, -j.
The multiplication factor changes each time the filter runs.
14:9
17:15
FIR Type
Steps per FIR
17
FIR Parameter Bit Fields
14:9 FIR type.
000000
NOP.
000001
Decimating FIR, Even Symmetric, Even # Taps.
000010
Decimating FIR, Even Symmetric, Odd # Taps.
000011
Decimating FIR, Odd Symmetric, Even # Taps.
000100
Decimating FIR, Odd Symmetric, Odd # Taps.
000101
Decimating FIR, Asymmetric.
001000
Resampling FIR, Asymmetric.
001001
Interpolating HBF.
100000
Decimating FIR, Complex (Asymmetric).
NOTES:
1. Regular interpolation FIRs are successive runs of a FIR with no data address increment, but with
coefficient start address increments.
2. Decimating HBFs are even symmetric, odd number of taps but with different data step sizes.
3. U/C FIR is a normal FIR with the U/C bit enabled.
4. Other codes may be added in the future.
Specifies the number of steps per FIR instruction sequence (load with value minus 1)
(set to 0 for all FIR types except complex which is set to 1).
FN4557.6
August 17, 2007
相关PDF资料
PDF描述
HSP50415VIZ IC MODULATOR PROGRAMABLE 100MQFP
HSSLS-CALBL-013 HEATSINK 48W SPOT OSRAM PREVALED
HSSLS-CALCL-005 HEATSINK 21W SPOT PHILIPS SLM
HSSLS-CALCL-013 HEATSINK 48W DOWNLIGHT 140
HTA-300-S SENSOR CURR 300A -/+15V MOD
相关代理商/技术参数
参数描述
HSP50306 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Digital QPSK Demodulator
HSP50306 WAF 制造商:Intersil Corporation 功能描述:
HSP50306_04 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Digital QPSK Demodulator
HSP50306SC-25 制造商:Rochester Electronics LLC 功能描述:- Bulk
HSP50306SC-2596 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Digital QPSK Demodulator