参数资料
型号: HSP50216KIZ
厂商: Intersil
文件页数: 44/58页
文件大小: 0K
描述: IC DOWNCONVERTER DGTL 4CH 196BGA
标准包装: 1
功能: 降频器
RF 型: W-CDMA
封装/外壳: 196-LFBGA
包装: 托盘
HSP50216
TABLE 38. SERIAL CLOCK CONTROL REGISTER (GWA = F803h) (Continued)
P(15:0)
2:0
SCLK rate.
FUNCTION
000
001
010
011
100
101
Serial clock disabled.
Serial clock rate is Input CLK Rate.
Serial clock rate is Input CLK Rate/2.
Serial clock rate is Input CLK Rate/4.
Serial clock rate is Input CLK Rate/8.
Serial clock rate is Input CLK Rate/16.
Other codes are undefined.
TABLE 39. INPUT LEVEL DETECTOR SOURCE SELECT/FORMAT REGISTER (GWA = F804h)
P(15:0)
15:13
FUNCTION
Channel Input Source Selection. Selects as the data input for the level detector either A(15:0), B(15:0), C(15:0), D(15:0) or the μ P
Test Input register as shown below.
15:13
000
001
010
011
100
Source Selected
A(15:0)
B(15:0)
C(15:0)
D(15:0)
μ P Test input register.
This is provided for testing and to zero the input data bus when a channel is not in use.
The Global Write Address register for the μ P Test input register is F807h.
12
11
10
μ P Register input enable select
1 = bit 11, 0 = one clock wide pulse on each write to location F808h. Select 0 to write data test data into the part. Select 1 to input a
constant or to disable the input for minimum power dissipation when the input level detector section is unused.
μ P input enable. When bit 12 is set, this bit is the input enable for the μ P register input. Active low. 0=enabled, 1=disabled.
Parallel Data Input Format
0
1
Two’s complement
Offset binary
9
Fixed/Floating point
0
1
Fixed point
Floating point. The 16-bit input bus is divided into mantissa and exponent bits grouped either 13/3 or 14/2 depending on bits
8 and 7. See text.
8:7
Floating point mantissa size select. The 16-bit data input is grouped as a 13/3 or 14/2 mantissa/exponent word. These control bits
select the mantissa/exponent grouping, add an offset to the exponent and set the shift control saturation level.
00
01
10
11
11/3 bits 15:5 mantissa, 2:0 exponent
12/3 bits 15:4 mantissa, 2:0 exponent
13/3 bits 15:3 mantissa, 2:0 exponent
14/2 bits 15:2 mantissa, 1:0 exponent
6:4
De-multiplex control. These control bits are provided to demultiplex an input data stream comprised of a set of multiplexed data
streams. Up to 8 multiplexed data streams can be demultiplexed. These control bits select how many clocks after the ENIx signal to
wait before taking the input sample. ENIx should be asserted for one clock period and aligned with the first channel of the multiplexed
data set. For example, if four streams are multiplexed at half the clock rate, ENIx would align with the first clock period of the first
stream, the second would start two clocks later, the next 4 clocks after ENIx, etc. The samples are aligned with ENIx (zero delay) at
the input of the input level detector at the next ENIx.
000
111
zero delay
7 clock periods of delay.
3
Interpolated/Gated Mode Select
0
1
Gated. The input level detector is updated once per clock when ENIx is asserted.
Interpolated. The input level detector is updated every clock. The input is zeroed when ENIx is high.
2:0
Unused. Set to 0.
44
FN4557.6
August 17, 2007
相关PDF资料
PDF描述
HSP50415VIZ IC MODULATOR PROGRAMABLE 100MQFP
HSSLS-CALBL-013 HEATSINK 48W SPOT OSRAM PREVALED
HSSLS-CALCL-005 HEATSINK 21W SPOT PHILIPS SLM
HSSLS-CALCL-013 HEATSINK 48W DOWNLIGHT 140
HTA-300-S SENSOR CURR 300A -/+15V MOD
相关代理商/技术参数
参数描述
HSP50306 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Digital QPSK Demodulator
HSP50306 WAF 制造商:Intersil Corporation 功能描述:
HSP50306_04 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Digital QPSK Demodulator
HSP50306SC-25 制造商:Rochester Electronics LLC 功能描述:- Bulk
HSP50306SC-2596 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Digital QPSK Demodulator