- 您现在的位置：买卖IC网 > Datasheet目录441 > HSP50216KIZ (Intersil)IC DOWNCONVERTER DGTL 4CH 196BGA Datasheet资料下载
参数资料
| 型号： | HSP50216KIZ |
| 厂商： | Intersil |
| 文件页数： | 19/58页 |
| 文件大小： | 0K |
| 描述： | IC DOWNCONVERTER DGTL 4CH 196BGA |
| 标准包装： | 1 |
| 功能： | 降频器 |
| RF 型： | W-CDMA |
| 封装/外壳： | 196-LFBGA |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页
HSP50216
INSTRUCTION BIT FIELDS (Continued)
BIT
POSITIONS
62:53
63
66:64
FUNCTION
Coefficient Memory
Block Start
Reserved
Coefficient Memory
DESCRIPTION
Memory base address of coefficients, 0-1023, 0-511 are valid on the HSP50216.
Set to 0.
66:64 Memory Block Size
Block Size
0
1
2
3
4
5
6
7
8
16
32
64
128
256
512
1024
(Modulo addressing can be used, but is usually not needed. If not needed this bit field can always be set
to 7).
75:67
84:76
93:85
95:94
104:96
106:105
115:107
117:116
119:118
Number of FIR
Outputs
Read Address
Pointer Step
Initial Address Offset
Reserved
Memory Reads Per
FIR Output
Clocks Per
Memory Read
Data Memory
Step Size 1
Data Memory
Step Size 2
Data Memory
Address Offset Step
19
Number of FIR outputs (range is 1 to 512, load w/ desired value minus 1).
This is usually equal to the total decimation that follows the filter.
Read address pointer step (for next run). This is usually equal to the filter decimation times the number
of outputs from the instruction.
Initial address offset (to ADDRB). This is the offset from the start address to other end of filter.
For symmetric filters, usually equal to -1 x (number of taps -1).
Set to 0
This is based on the number of taps (load with value below minus 1).
Type Value
Symmetric
even number of taps(taps/2) or floor((taps+1)/2).
Symmetric
odd number of taps (taps+1)/2 or floor((taps+1)/2).
Decimating HBF
(taps+5)/4.
Asymmetric
taps.
Complex
taps.
Resampling
taps/phase (six taps per phase for the ROM’d coefficients provided).
Interpolating HBF
(taps+5)/4-1.
Set to 0 for all but complex FIR, which is set to 1.
(ADDRA) Step size for all but the last tap computation of the FIR.
Set to -2 for HBF, -1 otherwise.
(ADDRA) Step size for last tap computation. Set to -1.
117:116 Step size
0
0
1
-1
2
-2
3
step size value.
(ADDRB) Step size for opposite end of symmetric filter. Set to +2 for Decimating HBF, to +1 for others
(the B data is not used for asymmetric, resampling, and complex filters).
FN4557.6
August 17, 2007
相关PDF资料 |
PDF描述 |
|---|---|
| HSP50415VIZ | IC MODULATOR PROGRAMABLE 100MQFP |
| HSSLS-CALBL-013 | HEATSINK 48W SPOT OSRAM PREVALED |
| HSSLS-CALCL-005 | HEATSINK 21W SPOT PHILIPS SLM |
| HSSLS-CALCL-013 | HEATSINK 48W DOWNLIGHT 140 |
| HTA-300-S | SENSOR CURR 300A -/+15V MOD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HSP50306 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Digital QPSK Demodulator |
| HSP50306 WAF | 制造商:Intersil Corporation 功能描述: |
| HSP50306_04 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Digital QPSK Demodulator |
| HSP50306SC-25 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HSP50306SC-2596 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Digital QPSK Demodulator |
发布紧急采购，3分钟左右您将得到回复。