- 您现在的位置：买卖IC网 > Datasheet目录441 > HSP50216KIZ (Intersil)IC DOWNCONVERTER DGTL 4CH 196BGA Datasheet资料下载
参数资料
| 型号： | HSP50216KIZ |
| 厂商： | Intersil |
| 文件页数： | 9/58页 |
| 文件大小： | 0K |
| 描述： | IC DOWNCONVERTER DGTL 4CH 196BGA |
| 标准包装： | 1 |
| 功能： | 降频器 |
| RF 型： | W-CDMA |
| 封装/外壳： | 196-LFBGA |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页
HSP50216
14-BIT MODE: 14-BIT MANTISSA, 2-BIT EXPONENT, 12dB EXPONENT RANGE
EXPONENT
GAIN (dB)
PIN BIT WEIGHTING TO 16-BIT INPUT MAPPING
00
01
10 (Note 5)
0
6
12
X15
X15
X15
X15
X15
X14
X15
X14
X13
X14
X13
X12
X13
X12
X11
X12
X11
X10
X11
X10
X9
X10
X9
X8
X9
X8
X7
X8
X7
X6
X7
X6
X5
X6
X5
X4
X5
X4
X3
X4
X3
X2
X3
X2
0
X2
0
0
NOTE:
5. Or 11, the exponent input saturates at 10.
Level Detector
An input level detector is provided to monitor the signal level
on any of the input busses. Which input bus, the input format,
and the level detection type are programmable (see
Microprocessor Interface section, Table 39, “INPUT LEVEL
DETECTOR SOURCE SELECT/FORMAT REGISTER (GWA
= F804h),” on page 44, Table 40, “INPUT LEVEL DETECTOR
CONFIGURATION REGISTER (GWA = F805h),” on page 45
and Table 41, “INPUT LEVEL DETECTOR START STROBE
REGISTER (GWA = F806h),” on page 45). This signal level
represents the wideband signal from the A/D and is useful for
controlling gain/attenuation blocks ahead of the converter.
After the mixers, a PN (pseudonoise) signal can be added to
the data. This feature is provided for test and to digitally reduce
the input sensitivity and adjust the receiver range (sensitivity).
The effect is the same as increasing the noise figure of the
receiver, reducing its sensitivity and overall dynamic range. For
testing, the PN generator provides a wideband signal which
may be used to verify the frequency response of a filter. The
one bit PN data is scaled by a 16-bit programmable scale
factor. The overall range for the PN is 0 to 1/4 full scale (see
IWA = *001h). A gain of 0 disables the PN input. The PN value
is formed as
PN Value
The supported monitoring modes are: integrated magnitude
2 -3 2 -4 .
.
.
.
.
.
.
.
.
.
.
.
2 -17 2 -18
(like the HSP50214 without the threshold), leaky integration
(Y n = X n x A + Y n-1 x (1-A)) where A = 1, 2 -8 , 2 -12 , or 2 -16
S S S
X
X
X X X X X X X X X X X X
X
X
(see GWA = F805h), and peak detection. The measurement
interval can be programmed from 2 to 65537 samples (or
continuous for the leaky integrator and peak detect cases).
The output is 32 bits and is read via the μ P interface.
NCO/Mixer
After the input select/format section, the samples are
multiplied by quadrature sine wave samples from the carrier
NCO. The NCO has a 32-bit frequency control, providing
sub-hertz resolution at the maximum clock rate. The
quadrature sinusoids have exceptional purity. The purity of
the NCO should not be the determining factor for the
receiver dynamic range performance. The phase
quantization to the sine/cosine generator is 24 bits and the
amplitude quantization is 19 bits.
The carrier NCO center frequency is loaded via the μ P bus.
The center frequency control is double buffered - the input is
loaded into a center frequency holding register via the μ P
interface. The data is then transferred from the holding register
to the active register by a write to a address IWA *006h or by a
SYNCI signal, if loading via SYNCI is enabled. To synchronize
multiple channels, the carrier NCO phase accumulator
feedback can be zeroed on loading to restart all of the NCOs at
the same phase. A serial offset frequency input is also available
for each channel through the D(15:0) parallel data input bus (if
that bus is not needed for data input). This is legacy support for
HSP50210 type tracking signals. See IWA = *000 and *004 for
carrier offset frequency parameters.
9
where S is the PN generator output bit (treated as a sign bit)
and the 16 X’s refer to the PN Gain Register IWA = *001h.
The minimum, non-zero, PN value is 2 -18 of full scale
(-108dBFS) on each axis (-105dBFS total). For an input noise
level of -75dBFS, this allows the SNR to be decreased in
steps of 1/8dB or less. The I and Q PN codes are offset in time
to decorrelate them. The PN code is selected and enabled in
the test control register (F800h). The PN is added to the signal
after the mix with the three sign bits aligned with the most
significant three bits of the signal, so the maximum level is
-12dBFS and the minimum, non-zero level is -108dBFS. The
PN code can be 2 15 -1, 2 23 -1 or 2 15 -1 * 2 23 -1.
FN4557.6
August 17, 2007
相关PDF资料 |
PDF描述 |
|---|---|
| HSP50415VIZ | IC MODULATOR PROGRAMABLE 100MQFP |
| HSSLS-CALBL-013 | HEATSINK 48W SPOT OSRAM PREVALED |
| HSSLS-CALCL-005 | HEATSINK 21W SPOT PHILIPS SLM |
| HSSLS-CALCL-013 | HEATSINK 48W DOWNLIGHT 140 |
| HTA-300-S | SENSOR CURR 300A -/+15V MOD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HSP50306 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Digital QPSK Demodulator |
| HSP50306 WAF | 制造商:Intersil Corporation 功能描述: |
| HSP50306_04 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Digital QPSK Demodulator |
| HSP50306SC-25 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HSP50306SC-2596 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Digital QPSK Demodulator |
发布紧急采购，3分钟左右您将得到回复。