参数资料
型号: HSP50216KIZ
厂商: Intersil
文件页数: 7/58页
文件大小: 0K
描述: IC DOWNCONVERTER DGTL 4CH 196BGA
标准包装: 1
功能: 降频器
RF 型: W-CDMA
封装/外壳: 196-LFBGA
包装: 托盘
HSP50216
Input Select/Format Block
TEST ENI
SELECT
(IWA *000 - 12
or GWA F804 - 12)
EXTERNAL/TEST
SELECT
(IWA *000 - 15
or GWA F804 - 15)
μ P TEST
REGISTER
(GWA F807 - 15:0)
TESTENBIT
(IWA *000 - 11
15:0
TESTEN
OFFSET BINARY
OR
TWO’s COMPLEMENT
(IWA *000 - 10
or GWA F804 - 10)
11/3, 12/3,
13/3, 14/2
(IWA *000 - 8:7
or GWA F804 - 8:7)
FIXED POINT
OR
FLOATING POINT
(IWA *000 - 9
or GWA F804 - 9)
or GWA F804 - 11)
TESTENSTRB
(GWA F808)
15:0
FLOATING POINT
A(15:0)
ENIA
FORMAT
TO
FIXED POINT
R
E
G
15:0
DATA
TO
NCO/MIXER
B(15:0)
ENIB
15:0
EN
PROGRAMMABLE
DELAY
OR
LEVEL
DETECTOR
C(15:0)
ENIC
D(15:0)
ENI
DATA
SAMPLE
ENABLE
INPUT ENABLE HOLD OFF
DE-MULTIPLEX
INTERPOLATED/GATED
ENID
(ENABLED BY SYNCI)
CONTROL (0-7)
MODE
NOTE: ENI* SIGNALS
ARE ACTIVE HIGH
(GWA F802 - 30)
(IWA *000 - 6:4
or GWA F8O4 - 6:4)
(IWA *000 - 3
or GWA F804 - 3)
(INVERTED AT THE I/O PAD)
EXTERNAL DATA
INPUT SELECT
(IWA *000 - 14:13
PN
ENABLE PN
(IWA *000 - 0)
PN TO
CARRIER
NCO/MIXER
or
GWA F804 - 14:13)
CARRIER OFFSET
FREQUENCY (COF)
COF SYNC
COF TO
CARRIER
NCO/MIXER
COF SYNC TO
CARRIER
NCO/MIXER
RESAMPLER
OFFSET FREQUENCY
(SOF)
SOF SYNC
SOF TO
RESAMPLER
NCO
SOF SYNC TO
RESAMPLER
NCO
ENABLE
COF
(1WA *000 - 2)
Each front end block and the level detector block contains an
input select/format block. A functional block diagram is
provided in the above figure. The input source can be any of
the four parallel input busses (See Microprocessor Interface
section, Table 3, “CHANNEL INPUT SELECT/FORMAT
REGISTER (IWA = *000h),” on page 32 or a test register
loaded via the processor bus (see Microprocessor Interface
section, Table 42, “mP/TEST INPUT BUS REGISTER (GWA
= F807h),” on page 45).
The input to the part can operate in a gated or interpolated
mode. Each input channel has an input enable (ENIx, x = A,
B, C or D). In the gated mode, one input sample is
processed per clock that the ENIx signal is asserted (low).
Processing is disabled when ENIx is high. The ENIx signal is
pipelined through the part to minimize delay (latency). In the
interpolated mode, the input is zeroed when the ENIx signal
is high, but processing inside the part continues. This mode
7
ENABLE
SOF
(IWA *000 - 1)
inserts zeros between the data samples, interpolating the
input data stream up to the clock rate. On reset, the part is
set to gated mode and the input enables are disabled. The
inputs are enabled by the first SYNCI signal.
The input section can select one channel from a multiplexed
data stream of up to 8 channels. The input enable is delayed
by 0 to 7 clock cycles to enable a selection register. The
register following the selection register is enabled by the
non-delayed input enable to realign the processing of the
channels. The one-clock-wide input enable must align with
the data for the first channel. The desired channel is then
selected by programming the delay. A delay of zero selects
the first channel, a delay of 1 selects the second, etc.
FN4557.6
August 17, 2007
相关PDF资料
PDF描述
HSP50415VIZ IC MODULATOR PROGRAMABLE 100MQFP
HSSLS-CALBL-013 HEATSINK 48W SPOT OSRAM PREVALED
HSSLS-CALCL-005 HEATSINK 21W SPOT PHILIPS SLM
HSSLS-CALCL-013 HEATSINK 48W DOWNLIGHT 140
HTA-300-S SENSOR CURR 300A -/+15V MOD
相关代理商/技术参数
参数描述
HSP50306 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Digital QPSK Demodulator
HSP50306 WAF 制造商:Intersil Corporation 功能描述:
HSP50306_04 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Digital QPSK Demodulator
HSP50306SC-25 制造商:Rochester Electronics LLC 功能描述:- Bulk
HSP50306SC-2596 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Digital QPSK Demodulator