参数资料
型号: HSP50216KIZ
厂商: Intersil
文件页数: 34/58页
文件大小: 0K
描述: IC DOWNCONVERTER DGTL 4CH 196BGA
标准包装: 1
功能: 降频器
RF 型: W-CDMA
封装/外壳: 196-LFBGA
包装: 托盘
HSP50216
TABLE 7. CARRIER NCO/CIC CONTROL REGISTER (IWA = *004h) (Continued)
P(31:0)
2:1
FUNCTION
Number of Carrier Offset Frequency (COF) serial input bits. The format is 2’s complement, early SYNC, MSB first:
00
01
10
11
8
16
24
32
0
P(31:0)
31:0
P(15:0)
N/A
P(31:0)
31:0
P(31:0)
31:8
7:0
P(31:0)
Enable serial carrier offset frequency (zeros the data already loaded via the COF/COFSYNC pins). To disable the COF shifting see
IWA register *000h.
TABLE 8. CARRIER NCO CENTER FREQUENCY REGISTER (IWA = *005h)
FUNCTION
Carrier Center Frequency (CCF):
This is the frequency control for the carrier NCO. The center frequency control is double buffered. The contents of this register are
transferred to the active register on a write to the CCFStrobe location or on a SYNCI (if load on SYNCI is enabled). The carrier center
frequency is: CCF*f CLK /(2 32 ).
CCF is a twos complement number and has a range of -2 31 to (2 31 -1). f CLK is the input sample rate (ENIx assertion rate) for gated
mode and the clock rate for interpolated mode.
TABLE 9. CARRIER NCO CENTER FREQUENCY UPDATE STROBE REGISTER (IWA = *006h)
FUNCTION
Writing to this address generates a strobe that transfers the CCF value to the active frequency register. The transfer to the active
register can also be done using the SYNCI pin to synchronize the transfer in multiple parts or to synchronize to an external event.
The value in the active register can be read at this address (the center frequency control before the serially loaded offset value is
added). To read the value, either write this address to A(1:0) = 11 and then read at A(1:0) = 00 and 01, or read the value at A(1:0) =
00 and 01 after writing to this address and before writing a new address to either A(1:0) = 10 or 11.
TABLE 10. TIMING NCO FREQUENCY CONTROL REGISTER, MSW (IWA = *007h)
FUNCTION
These are the upper 32 bits of the 56-bit timing (resampler) NCO center frequency control.
TABLE 11. TIMING NCO FREQUENCY CONTROL REGISTER, LSW (IWA = *008h)
FUNCTION
These are the lower 24 bits of the 56-bit timing (resampler) NCO center frequency control.
Unused, set to zero.
TABLE 12. TIMING NCO CENTER FREQUENCY LOAD STROBE REGISTER (IWA = *009h)
FUNCTION
N/A for W R A write to this location will update the resampler NCO center frequency. The upper 32 bits of the active register can be read at this
31:0 for RD address.
TABLE 13. FILTER COMPUTE ENGINE/RESAMPLER CONTROL REGISTER (IWA = *00Ah)
P(31:0)
31
30
29
FUNCTION
μ PHold. When set, this bit stops the filter compute engine and allows the μ P access to the instruction and coefficient RAMs for
reading and writing. On the high to low transition, the filter compute engine is reset (the read and write pointers are reset and the
instruction at location 31 is fetched).
μ PShiftZeroB. This bit, when set to zero, disables the coefficient shift bits (bits 9:8 of the master register when coefficient loading).
μ PEN L imit. This bit disables the data path saturation logic. Provided for test. Active high. Set to 0 to disable the normal ROM
controlled limiting (ANDed with normal signal).
34
FN4557.6
August 17, 2007
相关PDF资料
PDF描述
HSP50415VIZ IC MODULATOR PROGRAMABLE 100MQFP
HSSLS-CALBL-013 HEATSINK 48W SPOT OSRAM PREVALED
HSSLS-CALCL-005 HEATSINK 21W SPOT PHILIPS SLM
HSSLS-CALCL-013 HEATSINK 48W DOWNLIGHT 140
HTA-300-S SENSOR CURR 300A -/+15V MOD
相关代理商/技术参数
参数描述
HSP50306 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Digital QPSK Demodulator
HSP50306 WAF 制造商:Intersil Corporation 功能描述:
HSP50306_04 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Digital QPSK Demodulator
HSP50306SC-25 制造商:Rochester Electronics LLC 功能描述:- Bulk
HSP50306SC-2596 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Digital QPSK Demodulator