- 您现在的位置：买卖IC网 > Datasheet目录441 > HSP50216KIZ (Intersil)IC DOWNCONVERTER DGTL 4CH 196BGA Datasheet资料下载
参数资料
| 型号： | HSP50216KIZ |
| 厂商： | Intersil |
| 文件页数： | 32/58页 |
| 文件大小： | 0K |
| 描述： | IC DOWNCONVERTER DGTL 4CH 196BGA |
| 标准包装： | 1 |
| 功能： | 降频器 |
| RF 型： | W-CDMA |
| 封装/外壳： | 196-LFBGA |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页当前第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页
HSP50216
Tables of Indirect Write Address (IWA) Registers
NOTE: These Indirect Write Addresses are repeated for each channel. In the addresses below, the * field is the channel select nibble. These bits
of the Indirect Address select the target channel register for the data. Values of 0 through 3 and F are valid. A channel select nibble value of F is a
special case which writes the data to the same location in each of the four channels simultaneously.
TABLE 3. CHANNEL INPUT SELECT/FORMAT REGISTER (IWA = *000h)
P(15:0)
15:13
FUNCTION
Channel Input Source Selection - Selects as the data input for the channel specified in the Indirect Address either A(15:0), B(15:0),
C(15:0), D(15:0) or the μ P Test Input register as shown below:
15:13
000
001
010
011
100
Source Selected
A(15:0)
B(15:0)
C(15:0)
D(15:0)
μ P Test input register. This is provided for testing and to zero the input data bus when a channel is not in use. The
Global Write Address register for the μ P Test input register is F807h.
12
μ P Test Register input enable selection:
1
0
Bit 11 of this register is used as the input enable.
A one clock wide pulse generated on each write to lGWA F808h is used as the input enable.
Select 0 to write test data into the part.
Select 1 to input a constant or to disable the input for minimum power dissipation when an NCO/mixer/CIC section is unused.
11
μ P input enable. When bit 12 is set, this bit is the input enable for the μ P Test Register input. Active low:
0
1
Enabled
Disabled.
10
Parallel Data Input Format:
0
1
Two’s complement (-full scale = 1000...0000, zero = 0000...0000, +full scale = 0111...1111).
Offset binary (-full scale = 0000...0000, zero = 1000...0000, +full scale = 1111...1111).
9
Fixed/Floating point:
0
1
Fixed point.
Floating point. The 16-bit input bus is divided into mantissa and exponent bits grouped either 13/3 or 14/2 depending on
bits 8 and 7. See text.
8:7
Floating point mantissa size select. The 16-bit data input is grouped as a 13/3 or 14/2 mantissa/exponent word. These control bits
select the mantissa/exponent grouping, add an offset to the exponent and set the shift control saturation level:
00
01
10
11
11/3: bits 15:5 are mantissa, 2:0 are exponent.
12/3: bits 15:4 are mantissa, 2:0 are exponent.
13/3: bits 15:3 are mantissa, 2:0 are exponent.
14/2: bits 15:2 are mantissa, 1:0 are exponent.
See the exponent tables contained in the Input Select/Format Block section.
6:4
De-multiplex control. These control bits are provided to select a channel from a group of multiplexed channels. Up to 8 multiplexed
data streams can be demultiplexed. These control bits select how many clocks after the ENIx signal to wait before taking the input
sample. ENIx should be asserted for one clock period and aligned with the first channel of the multiplexed data set. For example, if
four streams are multiplexed at half the clock rate, ENIx would align with the first clock period of the first stream, the second would
start two clocks later, the next 4 clocks after ENIx, etc. The samples are aligned with ENIx (zero delay) at the input of the
NCO/Mixer/CIC stage at the next ENIx.
000
111
Zero delay
7 clock periods of delay.
All values from 0 through 7 are valid.
3
Interpolated/Gated Mode Select:
0
1
Gated. The carrier NCO and CIC are updated once per clock when ENIx is asserted.
Interpolated. The CIC is updated every clock. The carrier NCO is updated once per clock when ENIx is asserted. The
input is zeroed when ENIx is high.
32
FN4557.6
August 17, 2007
相关PDF资料 |
PDF描述 |
|---|---|
| HSP50415VIZ | IC MODULATOR PROGRAMABLE 100MQFP |
| HSSLS-CALBL-013 | HEATSINK 48W SPOT OSRAM PREVALED |
| HSSLS-CALCL-005 | HEATSINK 21W SPOT PHILIPS SLM |
| HSSLS-CALCL-013 | HEATSINK 48W DOWNLIGHT 140 |
| HTA-300-S | SENSOR CURR 300A -/+15V MOD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HSP50306 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Digital QPSK Demodulator |
| HSP50306 WAF | 制造商:Intersil Corporation 功能描述: |
| HSP50306_04 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Digital QPSK Demodulator |
| HSP50306SC-25 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HSP50306SC-2596 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Digital QPSK Demodulator |
发布紧急采购，3分钟左右您将得到回复。