参数资料
型号: HSP50216KIZ
厂商: Intersil
文件页数: 4/58页
文件大小: 0K
描述: IC DOWNCONVERTER DGTL 4CH 196BGA
标准包装: 1
功能: 降频器
RF 型: W-CDMA
封装/外壳: 196-LFBGA
包装: 托盘
HSP50216
Pin Descriptions
NAME
POWER SUPPLY
VCC
GND
INPUTS
A(15:0)
B(15:0)
C(15:0)
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
ENIA
ENIB
ENIC
ENID
TYPE
-
-
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
DESCRIPTION
Positive Power Supply Voltage, 3.3V ± 0.15
Ground, 0V.
Parallel Data Input bus A. Sampled on the rising edge of clock when ENIA is active (low).
Parallel Data Input bus B. Sampled on the rising edge of clock when ENIB is active (low).
Parallel Data Input bus C. Sampled on the rising edge of clock when ENIC is active (low).
Parallel Data Input D15 or tuner channel A COF.
Parallel Data Input D14 or tuner channel A COFSync.
Parallel Data Input D13 or tuner channel A SOF.
Parallel Data Input D12 or tuner channel A SOFSync.
Parallel Data Input D11 or tuner channel B COF.
Parallel Data Input D10 or tuner channel B COFSync.
Parallel Data Input D9 or tuner channel B SOF.
Parallel Data Input D8 or tuner channel B SOFSync.
Parallel Data Input D7 or tuner channel C COF.
Parallel Data Input D6 or tuner channel C COFSync.
Parallel Data Input D5 or tuner channel C SOF.
Parallel Data Input D4 or tuner channel C SOFSync.
Parallel Data Input D3 or tuner channel D COF.
Parallel Data Input D2 or tuner channel D COFSync.
Parallel Data Input D1 or tuner channel D SOF.
Parallel Data Input D0 or tuner channel D SOFSync.
Input enable for Parallel Data Input bus A. Active low. This pin enables the input to the part in one of two
modes, gated or interpolated. In gated mode, one sample is taken per CLK when ENI is asserted.
Input enable for Parallel Data Input bus B. Active low. This pin enables the input to the part in one of two
modes, gated or interpolated. In gated mode, one sample is taken per CLK when ENI is asserted.
Input enable for Parallel Data Input bus C. Active low. This pin enables the input to the part in one of two
modes, gated or interpolated. In gated mode, one sample is taken per CLK when ENI is asserted.
Input enable for Parallel Data Input bus D. Active low. This pin enables the input to the part in one of two
modes, gated or interpolated. In gated mode, one sample is taken per CLK when ENI is asserted.
CONTROL
CLK
SYNCI
SYNCO
RESET
I
I
O
I
4
Input clock. All processing in the HSP50216 occurs on the rising edge of CLK.
Synchronization Input Signal. Used to align the processing with an external event or with other HSP50216
devices. SYNCI can update the carrier NCO, reset decimation counters, restart the filter compute engine,
and restart the output section among other functions. For most of the functional blocks, the response to
SYNCI is programmable and can be enabled or disabled.
Synchronization Output Signal. The processing of multiple HSP50216 devices can be synchronized by
tying the SYNCO from one HSP50216 device (the master) to the SYNCI of all the HSP50216 devices (the
master and slaves).
Reset Signal. Active low. Asserting reset will halt all processing and set certain registers to default values.
FN4557.6
August 17, 2007
相关PDF资料
PDF描述
HSP50415VIZ IC MODULATOR PROGRAMABLE 100MQFP
HSSLS-CALBL-013 HEATSINK 48W SPOT OSRAM PREVALED
HSSLS-CALCL-005 HEATSINK 21W SPOT PHILIPS SLM
HSSLS-CALCL-013 HEATSINK 48W DOWNLIGHT 140
HTA-300-S SENSOR CURR 300A -/+15V MOD
相关代理商/技术参数
参数描述
HSP50306 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Digital QPSK Demodulator
HSP50306 WAF 制造商:Intersil Corporation 功能描述:
HSP50306_04 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Digital QPSK Demodulator
HSP50306SC-25 制造商:Rochester Electronics LLC 功能描述:- Bulk
HSP50306SC-2596 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Digital QPSK Demodulator